Difference between revisions of "Hardware Management/Hardware Management Module"
|Line 42:||Line 42:|
| [https://drive.google.com/file/d//view?usp=sharing OCP DC-SCM 2.0 Rev 0.1 WIP spec]
| WIP 2.0
| WIP 2.0
| last updated
| last updated //2021 <br> * For open specification development
Revision as of 17:48, 15 April 2021
- Welcome to the OCP Hardware Management Module Sub-project. This is a sub-project of the OCP Hardware Management Project
- This Project is open to the public and we welcome all those who would like to be involved.
- Disclaimer: Please do not submit any confidential information to the Project Community. All presentation materials, proposals, meeting minutes and/or supporting documents are published by OCP and are open to the public in accordance to OCP's Bylaws and IP Policy. This can be found on the OCP OCP Policies page. If you have any questions please contact OCP.
This Subproject creates designs and specifications to enable interoperable hardware for platform manageability, in the form of System on a Module (SOM) designs. Deliverables from this project will include:
- Specification for the interface between the System on a Module and the underlying platform
- Design guides for platform designers wanting to use the module
- Designs for reference modules and carrier cards
The management controller module separates the common platform management hardware and places them behind a connector. the module is specified by its connector pin-out The module may have one or more form-factors
Active Documents and Specs
Documents and information collateral are in the Wiki links above. Documents from the main HW Management Module group are below.
|Specification||OCP DC-SCM 2.0 Rev 0.1 WIP spec||WIP 2.0||1/11/2021||N/A||N/A|| last updated 4/15/2021 |
* For open specification development
|Specification||OCP DC-SCM Rev 1.0_release_to_OCP.pdf|| 1.0
||Microsoft & Google||OWFa 1.0 CLA|| 03/26/2021 |
* For submitting into the contribution database
|Presentation||Intel Cyclone V-based RunBMC solution||n/a||4/24/2020||Intel||n/a||Presented at OCP 2020|
|Specification||RunBMC v1.5 WIP pinout||n/a||1/24/2020||Dropbox||n/a||n/a|
Accepted & Inspired submissions, available in the Marketplace
The most recent documents will always be in the OCP Marketplace, Specifications & Design Collateral or the OCP Marketplace, Orderable Products
Entries below are for ease of use and historical reference. Please use the marketplace links for the most recent documents.
|Specification||RunBMC DaughterBoard I/O Specification||1.4.1 Final||08/15/2020||Dropbox & Salesforce||OWFa 1.0 CLA||Approved|
|Product + Design Pkg|| RunBMC ASPEED AST2500 32mm card following RunBMC 1.4.1 Specification
||v1.0||08/15/2020||Hyve||OWFa 1.0||Marketplace Product Link|
DC-SCM 2.0 Workgroup
This workgroup currently meets every Monday.
Call-in info and source of truth @ http://opencompute.org/projects/projects-calendar/ (Time zone shown: Eastern Time)
This call is open to the public.
If there is a cancellation, we will try our best to cancel >24hrs before the meeting by the calendars above.
This is a live document, please contact Qian Wang if you would like to contribute as an author.
This specification is based on DC-SCM 0.7 with preliminary changes for DC-SCM2.0. Updates are made from the DC-SCM2.0 perspective, the contents from DC-SCM 1.0 will be incorporated when it is released.
This PDF version will be updated regularly and is available for comment
This is a live document, used to track and communicate open topics and feedbacks for the DC-SCM 2.0 specification This document contains pin definition revisions for the DC-SCM 2.0
- Participate in the discussion, mailing list: Mailing List Info
- Participate in HW Management Module sub-project meetings
- - OCP Calendar