Server/PCIe Extended Connectivity Requirements Workstream: Difference between revisions
Kevin.kifer (talk | contribs) No edit summary |
Kevin.kifer (talk | contribs) |
||
Line 9: | Line 9: | ||
===Public Mailing List=== | ===Public Mailing List=== | ||
*Page: [https://ocp-all.groups.io/g/ocp-pcie-extended-connectivity-req https://ocp-all.groups.io/g/ocp-pcie-extended-connectivity-req] | *Page: [https://ocp-all.groups.io/g/ocp-pcie-extended-connectivity-req https://ocp-all.groups.io/g/ocp-pcie-extended-connectivity-req] | ||
*Post: [ocp-pcie-extended-connectivity-req@OCP-All.groups.io ocp-pcie-extended-connectivity-req@OCP-All.groups.io] | *Post: [mailto:ocp-pcie-extended-connectivity-req@OCP-All.groups.io ocp-pcie-extended-connectivity-req@OCP-All.groups.io] | ||
*Subscribe: [ocp-pcie-extended-connectivity-req+subscribe@OCP-All.groups.io ocp-pcie-extended-connectivity-req+subscribe@OCP-All.groups.io] | *Subscribe: [mailto:ocp-pcie-extended-connectivity-req+subscribe@OCP-All.groups.io ocp-pcie-extended-connectivity-req+subscribe@OCP-All.groups.io] | ||
*Unsubscribe: [ocp-pcie-extended-connectivity-req+unsubscribe@OCP-All.groups.io ocp-pcie-extended-connectivity-req+unsubscribe@OCP-All.groups.io] | *Unsubscribe: [mailto:ocp-pcie-extended-connectivity-req+unsubscribe@OCP-All.groups.io ocp-pcie-extended-connectivity-req+unsubscribe@OCP-All.groups.io] | ||
===Scope=== | ===Scope=== |
Revision as of 23:43, 1 April 2023
Welcome to the OCP PCIe Extended Connectivity Requirements Workstream
OCP PCIe Extended Connectivity Requirements is a Worksteam within the Server Project.
Leadership
Public Mailing List
- Page: https://ocp-all.groups.io/g/ocp-pcie-extended-connectivity-req
- Post: ocp-pcie-extended-connectivity-req@OCP-All.groups.io
- Subscribe: ocp-pcie-extended-connectivity-req+subscribe@OCP-All.groups.io
- Unsubscribe: ocp-pcie-extended-connectivity-req+unsubscribe@OCP-All.groups.io
Scope
To document the various industry usage-model scenarios and requirements for rack-level disaggregated NVMe and/or CXL inter-connected Compute, Acceleration, Memory and Storage modules using PCIe Gen5 & Gen6 external Direct Attached(DAC), Active Electrical(AEC) and Active Optical(AOC) Cables. The Workstream will not explore any specific implementation solutions at this time; however, a future industry standards committee will be formed by willing members aiming to materialize the requirement output of this Workstream into a complete standard cabling specification.
Documents
Main Folder: https://drive.google.com/drive/folders/0AJSSbhm5kNnuUk9PVA
Draft Requirements Document: https://docs.google.com/document/d/1qN52eC0YUnau0Pm4ysk9f84x6p7zmYlx/edit#
Latest Slides: https://docs.google.com/presentation/d/1ETPGjzm-Fm9BI3SkCq_vbPSvlWvFWO2Z/edit?usp=sharing&ouid=106233237840643362136&rtpof=true&sd=true