Difference between revisions of "TAP Instrumentation"

From OpenCompute
Jump to: navigation, search
(Potential Future Solutions)
(Potential Future Solutions)
Line 23: Line 23:
 
|-
 
|-
 
!
 
!
! Core Hardware !! Objective !! Status
+
! Core Hardware !! Objective  
 
|-  
 
|-  
 
| '''#1'''
 
| '''#1'''
Line 29: Line 29:
 
| Small, cheap, and low power use-case
 
| Small, cheap, and low power use-case
 
|-
 
|-
 
+
|-  
 
+
| '''#2'''
1. TDC based design, targeting small and cheap use-case.
+
| PTM controller
2. PTM based design, to synchronize multiple measurement daughter cards with a high stability source over PCIe
+
| A PCIe based daughter card that can be synchronized with a high stability source (Time Card) over PCIe to scale PPS measurements
3. UWB based design, targeting locations where GPS is not available at point of measurement
+
|-
4. DPLL based design, targeting non-FPGA use case
+
|-
 +
| '''#3'''
 +
| UWB
 +
| A method for distributing GPS and time to areas where measurements are made, but GPS is not available
 +
|-
 +
|-
 +
| '''#4'''
 +
| DPLL
 +
| A discrete design based around a DPLL , removing the need for an FPGA
 +
|-

Revision as of 17:24, 16 December 2021

Screenshot 2020-07-01 16.35.12.png

Instrumentation and Measurement - Workstream #6

Time Appliances Project

Objective

Open source ecosystem for instrumentation and measurement software and tools. Scalable, reliable, cost-effective and efficient.

Project Team

- Lead: Anand Ram (Calnex)
- Lead: Julian St James (Meta)

Recording from Past Calls

Hardware Roadmap

Initial Proof of Concept based on Time Card for PPS measurement

Software

Integrate Time Card timestamping for data collection and export

Potential Future Solutions

Core Hardware Objective
#1 TDC Small, cheap, and low power use-case
#2 PTM controller A PCIe based daughter card that can be synchronized with a high stability source (Time Card) over PCIe to scale PPS measurements
#3 UWB A method for distributing GPS and time to areas where measurements are made, but GPS is not available
#4 DPLL A discrete design based around a DPLL , removing the need for an FPGA