



OPEN
Compute Project

Open Accelerator Infrastructure

- --- Universal Baseboard Design
Specification v0.42

Contents

1. License	9
2. Acknowledgement	10
3. Introduction and Scope	10
4. Universal Baseboard (OAI-UBB) High level Description	13
5. Input and Output Interfaces	16
5.1. OAM Interconnect Interface	16
5.2. Host Fabric Interface	16
5.2.1. Host Interface: High speed interface.....	16
5.2.2. Pin list	17
5.3. Scale Out Interface	17
5.3.1. High speed support	17
5.3.2. I2C.....	17
5.3.3. Pin list	17
5.4. Miscellaneous Signal Interface.....	18
5.4.1. Clock and I2C Signals	18
5.4.2. Board management.....	18
5.4.3. Power management	18
5.5. Input Power Interface	18
5.5.1. UBB System Power	19
5.5.2. 54V/48V based OAM power input	20
5.5.3. 12V based OAM Power input	21
5.6. 44V ~ 54V power layout guidance	22
6. UBB Electrical Specification	23
6.1. Board Architecture specification.....	23
6.1.1. System Clock Architecture.....	23
6.1.2. I2C architecture	24
6.1.3. Power control	25
6.1.4. Reset.....	25
6.1.5. Power Diagram	27
6.1.6. Strap pins.....	27
6.1.7. Debug interface	29
6.1.8. JTAG Interface	29
6.1.9. UART.....	31
6.1.10. Debug Header.....	31
6.1.11. UBB Power sequence	32
6.1.12. FRU	33
6.2. UBB Connectors	35

6.2.1.	UBB Connector pin list.....	35
6.3.	PCB Stack-Up	46
6.4.	CPLD	48
6.4.1.	Block Diagram of UBB Primary CPLD	48
6.4.2.	Primary I2C Online Programming Feature	50
6.4.3.	Fan-out signal to 8 OAMs	50
6.4.4.	Slave I2C address for HIB.....	51
6.4.5.	Reserved PERST for Multi-host.....	54
6.5.	Block Diagram of UBB Secondary CPLD.....	54
6.5.1.	JTAG and debug present.....	56
6.5.2.	OAM Test Pins	56
6.5.3.	I2C Slave of Secondary CPLD	57
6.5.4.	JTAG Multiplexer of OAM	57
6.5.5.	CPLD Pin list	58
6.6.	Host retimer	63
6.7.	PHY retimer	63
7.	Interconnect Topology	64
7.1.	Module ID.....	64
7.2.	LINK_CONFIG ID	64
7.3.	Combined Fully Connected and 6-port Hybrid Cube Mesh Topology.....	65
7.4.	8-port Hybrid Cube Mesh Topology	67
7.5.	UBB Reference boards	68
7.6.	UBB silkscreen	70
8.	Mechanical Specification	71
8.1.	Board dimension	71
8.2.	Required Components	72
8.2.1.	OAM Placement / Molex Connectors.....	72
8.2.2.	I/O Connectors	74
8.2.3.	Screw Mounting Holes	75
8.2.4.	ECAD and Keepout Zones	78
8.3.	Recommended Components.....	80
8.3.1.	Air Baffle Holes	80
8.3.2.	UBB Handles	80
8.4.	Assembly	82
8.4.1.	Screw Torque.....	82
8.4.2.	Bolster Plate	82
8.4.3.	Mylar	83
9.	Thermal and Cooling Specification	85

9.1.	Environmental Conditions.....	85
9.2.	Air Flow Direction.....	86
9.3.	Keep Out Zone.....	86
9.4.	Temperature Report	87
9.4.1.	Temperature Sensors	87
9.5.	Thermal Recommendation.....	88
9.5.1.	Airflow Budget.....	88
9.5.2.	Reference Heatsink Design.....	89
9.5.3.	Reference Liquid Cooling Design	91
10.	System Management.....	93
10.1.	UBB I2C Topology	93
10.2.	Sensors and Events	93
10.3.	UBB FRU Format.....	98
11.	54V/48V Safety Requirement	103
11.1.	Pollution Degrees	103
11.2.	Determination of minimum clearances	103
11.3.	Creepage and Clearance in Practice.....	104
12.	Acronyms	104
13.	Revision History	104

Figures

Figure 1 Example OAI System Building Blocks	12
Figure 2 Example UBB System Building Blocks	14
Figure 3 Universal Base Board (UBB)	15
Figure 4 Host Interface.....	17
Figure 5 Input Power connectors Placement.....	18
Figure 6 UBB power Delivery Diagram	19
Figure 7 power and GND isolation.....	22
Figure 8 UBB clock diagram	24
Figure 9 I2C/SMBus Block Diagram.....	25
Figure 10 UBB Reset signals diagram.....	26
Figure 11 Power Control Block Diagram.....	27
Figure 12 Physical OAM orientation	28
Figure 13 JTAG diagram	30
Figure 14 UART Diagram.....	31
Figure 15 UBB debug header	32
Figure 16 UBB Power sequence.....	33
Figure 17 DC is off, BMC switches FRU1 access to BMC.....	34
Figure 18 When DC is on, BMC switches FRU1 access to OAM0.....	34
Figure 19 54V power conenctor.....	37
Figure 20 12V power connector pin list.....	38
Figure 21 Primairy CPLD diagram	49
Figure 22 Secondary CPLD Diagram.....	55
Figure 23 LINK_CONFIG ID	65
Figure 24 Combined FC/HCM Topology.....	66
Figure 25 Detail port mapping and routing guidance.....	66
Figure 26 Embedded HCM Topology	67
Figure 27 8-port Hybrid Cube Mesh Topology.....	67
Figure 28 8-port HCM topology routing guide.....	68
Figure 29 UBB Key Parts Placement-FC Topology.....	69
Figure 30 UBB Key Parts Placement-HCM Topology.....	69
Figure 31 UBB board dimension	71
Figure 32 UBB board side and Top views.....	72
Figure 33 OAM Molex Mezz connector pin1 orientation_FC	73
Figure 34 OAM Molex Mezz connector pin1 orientation_HCM	74
Figure 35 UBB Front IOs	75
Figure 36 UBB high speed and power connectors to HIB	75
Figure 37 mounting holes	76
Figure 38 OAM through holes.....	77
Figure 39 Mounting holes for bolster	78

Figure 40 Component side keep-outs	79
Figure 41 Bottom side keep-outs.....	79
Figure 42 Air Baffle mounting holes	80
Figure 43 Reference UBB handle	81
Figure 44 UBB assembly dwg	82
Figure 45 Bolster plate reference design.....	83
Figure 46 UBB mylar.....	84
Figure 47 Module Operation Ambient Temperature.....	85
Figure 48 UBB at different airflow directions	86
Figure 49 UBB heatsink recommended airflow area keep out	87
Figure 50 small heatsink keep out	87
Figure 51 Ambient Temperature Sensor Map	88
Figure 52 CFM per Watt definition for UBB.....	89
Figure 53 Thermal resistance and air pressure drop of UBB based on reference OAM Heatsink.....	89
Figure 54 Thermal resistance of single OAM Reference Heatsink.....	91
Figure 55 Reference Liquid Cooling Design for UBB	92
Figure 56 FRU diagram.....	98
Figure 57 FRU0 and FRU1	99

Tables

Table 1 Universal Based Board (UBB) is a building block.....	13
Table 2 UBB input voltage range	20
Table 3 UBB input current continuous specifications.....	20
Table 4 UBB input current peak specification.....	21
Table 5 UBB operation voltage range	21
Table 6 UBB input continuous current specifications.....	21
Table 7 Peak current specification.....	21
Table 8 40V ~ 59.5V layout guidance	22
Table 9 MODULE_ID.....	28
Table 10 LINK_CONFIG[4:0] Encoding Definitions	29
Table 11 UBB debug header pin definition.....	32
Table 12 UBB connector list.....	35
Table 13 QSFP-DD low speed electrical specifications	36
Table 14 QSFP-DD connector 0~7 pin list	37
Table 15 P54V_0 Pin Definition.....	38
Table 16 P54V_1 Pin Definition.....	38
Table 17 P54V_2 Pin Definition.....	38
Table 18 P54V_3 Pin Definition.....	38
Table 19 12V_0 power connector pin list	39
Table 20 12V_1 power connector pin list	39
Table 21 HIF_0 PCIE conenctor pin list	40
Table 22 HIF_1 PCIE conenector pin list	40
Table 23 HIF_2 PCIE conenctor pin list	41
Table 24 HIF_3 PCIE conenector pin list	42
Table 25 HIF_4 PCIE conenector pin list	43
Table 26 HIF_5 PCIE conenctor pin list	44
Table 27 HIF_6 PCIE conenector pin list	45
Table 28 HIF_7 PCIE conenector pin list	45
Table 29 OAM Debug connector pin list	46
Table 30 UBB reference Stack-Up	48
Table 31 UBB Impedance control	48
Table 32 Priminary COLD I2C Programming Slave	50
Table 33 Priminary CPLD true table	51
Table 34 Priminary CPLD Slave I2C address for HIB	51
Table 35 Priminary CPLD I2C slave register map	54
Table 36 JTAG debug present true table.....	56
Table 37 OAM test pins definition	56
Table 38 Secondary CPLD I2C Slave spec	57
Table 39 JTAG multiplexer True Table	57

Table 40 JTAG multiplexer terminal Selection	58
Table 41 Primary CPLD pin list	61
Table 42 Secondary CPLD pin list	63
Table 43 UBB OAM module IDs	64
Table 44 LINK_CONFIG[4:0] Encoding Definitions	65
Table 45 UBB IO connectors	74
Table 46 High speed and Power Conenctor.....	75
Table 47 Screw size and torque spec	82
Table 48 FRU content-standard IPMI.....	99
Table 49 FRU content-OAM FRU.....	102
Table 50 Minimum creepage distances	103
Table 51 Altitude correction factors	104

1. License

Contributions to this Specification are made under the terms and conditions set forth in Open Web Foundation Contributor License Agreement (“OWF CLA 1.0”) (“Contribution License”) by:

OCP OAI Subgroup

Usage of this Specification is governed by the terms and conditions set forth in the Open Web Foundation Final Specification Agreement (“OWFa 1.0”).

Note: The following clarifications, which distinguish technology licensed in the Contribution License and/or Specification License from those technologies merely referenced (but not licensed), were accepted by the Incubation Committee of the OCP:

None.

NOTWITHSTANDING THE FOREGOING LICENSES, THIS SPECIFICATION IS PROVIDED BY OCP "AS IS" AND OCP EXPRESSLY DISCLAIMS ANY WARRANTIES (EXPRESS, IMPLIED, OR OTHERWISE), INCLUDING IMPLIED WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, OR TITLE, RELATED TO THE SPECIFICATION. NOTICE IS HEREBY GIVEN, THAT OTHER RIGHTS NOT GRANTED AS SET FORTH ABOVE, INCLUDING WITHOUT LIMITATION, RIGHTS OF THIRD PARTIES WHO DID NOT EXECUTE THE ABOVE LICENSES, MAY BE IMPLICATED BY THE IMPLEMENTATION OF OR COMPLIANCE WITH THIS SPECIFICATION. OCP IS NOT RESPONSIBLE FOR IDENTIFYING RIGHTS FOR WHICH A LICENSE MAY BE REQUIRED IN ORDER TO IMPLEMENT THIS SPECIFICATION. THE ENTIRE RISK AS TO IMPLEMENTING OR OTHERWISE USING THE SPECIFICATION IS ASSUMED BY YOU. IN NO EVENT WILL OCP BE LIABLE TO YOU FOR ANY MONETARY DAMAGES WITH RESPECT TO ANY CLAIMS RELATED TO, OR ARISING OUT OF YOUR USE OF THIS SPECIFICATION, INCLUDING BUT NOT LIMITED TO ANY LIABILITY FOR LOST PROFITS OR ANY CONSEQUENTIAL, INCIDENTAL, INDIRECT, SPECIAL OR PUNITIVE DAMAGES OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS SPECIFICATION, WHETHER BASED ON BREACH OF CONTRACT, TORT (INCLUDING NEGLIGENCE), OR OTHERWISE, AND EVEN IF OCP HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

2. Acknowledgement

We would like to acknowledge all the members of the OCP OAI JDA group for their contributions to this specification: The incredible collaboration between customers, accelerator manufacturers, system developers and industry partners shows how Open Compute develops industry standard form factors and specifications that benefits all its members.

We would especially like to thank AMD, Baidu, Facebook, Hyve Design Solutions, Inspur, Intel, Inventec, JD, Microsoft and ZT systems for their extra efforts putting this specification together.

3. Introduction and Scope

Open Accelerator Infrastructure (OAI) is an initiative within the OCP Server Project to define a modular, interoperable architecture for systems targeting Machine Learning, Deep Learning, and High-Performance Computing workloads. Beginning with the OCP Accelerator Modules (**OAI-OAM**), OAI defines the logical and physical attributes of all the basic building blocks of an accelerator system design.

A standard way to connect this Open Accelerator Infrastructure to a CPU Box in a rack is shown in Figure 3.1




Figure 3.1 OAI as a disaggregated compute for AI in a Rack.

The Universal Baseboard (UBB) specification is the next step in defining a complete solution for this accelerator infrastructure, leveraging the progress in defining the OAM module and carrying forward the goals of openness and modularity.

The Open Accelerator Infrastructure will be composed of these base building blocks:

- **OAI Power Distribution (OAI-PDB):** It provides the translation between Rack Power to UBB module power needs.
- **OAI Host Interface (OAI-HIB):** The HIB provides the interface links between the UBB and head node(s).
- **OAI Security, Control, and Management (OAI-SCM):** This module provides management, power sequencing, and security for OAI.
- **OAI Universal Baseboard (OAI-UBB):** The UBB Baseboard supports 8 OAM modules in various fabric and interconnect topologies.
- **OCP Accelerator Module (OAI-OAM):** Specification 1.0 defines the mezzanine module accelerator.
- **OAI Expansion Beyond UBB (OAI-Expansion):** Specifications describes connections between multiple OAI systems in the same rack or across different racks.
- **OAI-Tray:** The tray provides mechanical support to adapt various UBBs to both 19" and 21" Chassis and Racks
- **OAI-Chassis:** This chapter discusses both **air-cooled** and **liquid-cooled** implementations.

Specifications for each of these components will cover logic, power, mechanical, connector interfaces and thermal infrastructure definitions to ensure interoperability between all the OAI elements.

These elements and its interactions are represented in the figure 3.2.




Figure 3.2 OAI building blocks.

The figure below shows an example system from Inspur as a composite of various OAI building blocks.




Figure 1 Example OAI System Building Blocks

4. Universal Baseboard (OAI-UBB) High level Description

The Universal Baseboard is designed to be modular and flexible in supporting current and future OAM modules and providing maximum design flexibility for many conceivable system designs. The UBB supports 8 OAM modules but the board has been engineered to support a wide options of interconnect fabrics and topologies, power domains, TDP's, cooling solutions, and scale out options. While the board is optimized for a few common configurations and released OAM modules, great care was taken to accommodate future trends and customer needs.

The Universal Based Board (UBB) is a building block that supports:

OAM Support	<ul style="list-style-type: none"> Various interconnect topologies for the 8 OAMs Air or liquid cooling OAM powered by 12V nominal up to 300W OAM powered by 54V/48V nominal up to 500W One x16 host interface per OAM
Interface to HIB (Host Interface Board)	<ul style="list-style-type: none"> 8 x16 connectors for host interface connections (one per OAM) <ul style="list-style-type: none"> Each Host Interface up to x16 lanes (for example PCIe Gen4) Support for PCIe Gen5 and other future host interfaces Power: 12V, 54V, 12V standby, etc. Side band signals: I2C, Reset, Reference clocks, JTAG, etc.
Scale out Capabilities	<ul style="list-style-type: none"> 8 QSFP DD connectors for scale-out interconnect x8 SerDes link for scale-out interconnect from each OAM Exposed from UBB to the exterior of the UBB Tray/System Chassis
Electrical Interoperability	<ul style="list-style-type: none"> Supports SERDES links up to 28 Gbps NRZ, and up to 56 Gbps PAM4 Two Micro USB connectors are exposed from the UBB to the exterior of the chassis for debug (UART to USB) Connector types; signal and voltage assignments; and connector locations
Mechanical Interoperability	<ul style="list-style-type: none"> PCB dimensions: 417mm wide x 585mm long Supports both 19" and 21" rack chassis infrastructures Defined mounting hole sizes and locations

Table 1 Universal Based Board (UBB) is a building block

The figure 2 shows the major physical features of the UBB board. In Red you can see power delivery connections to OAM module, in Yellow you can follow Host interface, clock and SCM signals to OAM module and in green you can see scale out (SERDES) interconnect from OAM module to external connectors.




Figure 2 Example UBB System Building Blocks




Figure 3 Universal Base Board (UBB)

5. Input and Output Interfaces

The UBB board is the carrier board that houses the 8 OAM modules, and it defines five main interfaces to other boards in a complete system design:

- 1 OAM Interface: Interface to the Open Accelerator Modules
- 2 Host Fabric interface: Required interface to host(s) via PCIe or other fabric. The interface fabric is routed to the Host Interface Board where it connects to either a host node integrated within the same chassis or a disaggregated host node.
- 3 Scale out interface: Optional interface that allows multiple UBB boards to be connected through eight x8 QSFP-DD connectors.
- 4 Miscellaneous Signal Interface – SMBus, USB, Clocks, side band signals provided by the Host Interface board.
- 5 Input Power Interface – 54V/48V, 12V, and 3.3V Aux inputs to the UBB.

5.1. OAM Interconnect Interface

As outlined in the OAM 1.0 design specification, each OAM has up to eight x16 interconnect links. Each OAM to OAM connections can support different interconnect topologies based on how many links are supported by the specific OAM populated on the UBB.

Please refer to Section 7 to for more details on the supported UBB interconnect topologies and the 1.0 OAM Specification for pin-out and accelerator module information.

5.2. Host Fabric Interface

This section describes the host interface to the HIB board including supported fabrics and speeds.

5.2.1. Host Interface: High speed interface

There are eight x16 SerDes links dedicated for host interface connections. Each OAM module on the UBB routes a x16 link to a dedicated ExaMAX connector (shown in Figure 3) which connects to the Host Interface Board.

Different implementations of the Host Interface Board provide customized topologies that allow the UBB to interface to a single host node or to multiple hosts in various configurations. System designs can also be designed to support either integrated head nodes that reside in the same chassis as the UBB or disaggregated head nodes, which cable to a separate UBB chassis within the rack.

The specification supports the use of industry standard host protocols such as PCIe Gen4, CXL, Infinity Fabric and other alternate protocols. Space has been allocated on the UBB for re-timers that may be needed to support certain protocols or configurations needed with different OAM and system designs.

5.2.2. Pin list

A detailed pinout is provided in section X.Y.




Figure 4 Host Interface

5.3. Scale Out Interface

The UBB provides 8 QSFP-DD connectors to allow scale out topologies that connect multiple UBB boards together through high speed cables.

5.3.1. High speed support

The 8 QSFP-DD connectors are exposed on the exterior of the UBB tray and system chassis to allow connections to other UBB systems. The QSFP-DD connection can be through passive or active copper cables.

The board is designed to support SerDes data rates up to 28Gbps NRZ or 56Gbps PAM4 and provides x8 link to each OAM. In addition, to support future configurations, space for re-timers has been allocated on the UBB board while SI studies are conducted against various system and cable configurations.

5.3.2. I2C

An I2C interface is included on each QSFP-DD connector to enable cable re-driver tuning and FRU access.

5.3.3. Pin list

Refer to section 6.3

5.4. Miscellaneous Signal Interface

The UBB also receives important ancillary signals from the host interface board that are defined for security, control and board management.

5.4.1. Clock and I2C Signals

The UBB receives its primary clock, AUX clock, downstream clock from the HIB. Please refer to section 6.1.1 for details.

5.4.2. Board management

There are I2C, JTAG, UART for UBB management.

- I2C is used to read OAM information, status and UBB FRU.
- Reset is controlled by the host node through a CPLD.
- JTAG is used for debug and FW upgrade.
- UART is used for OAM debug.

5.4.3. Power management

There are PWREN, PWROK, Power Break, Thermal Trip signals for power management.

- PWREN: UBB power ready assert OAM power enable.
- PWROK: Indicates OAM power is stable and assert PWROK to CPLD
- Power Break: There are two sources, one is from BMC, the other is from PSU alert
- Thermal Trip: OAM over temperature alert. OAM will power off and then Thermal Trip is triggered to CPLD.

5.5. Input Power Interface

The UBB supports two OAM power types: 54V/48V OAM modules with TDPs up to 500W and 12V OAMs with TDPs up to 300W. DC Power for the UBB is supplied by a group of connectors on the edge of the board.




Figure 5 Input Power connectors Placement

There are four dedicated 54V/48V connectors delivering power from the HIB to the UBB. In addition, two connectors provide 12V power to the OAMs and other UBB components from the host interface board (HIB). One of the 12V power sources is used to power PCIe Retimers, SerDes Retimers and the 3.3 voltage converter to the QSFP-DD connectors. 3.3V Auxiliary is used to power the CPLDs and other board management components during DC power off stage.

Because the UBB is destined for different rack infrastructures and form factors, it is designed to interface to different system specific HIB and PDB implementations that support both bus bar or discrete power supply solutions. A typical implementation is shown below.




Figure 6 UBB power Delivery Diagram

5.5.1. UBB System Power

UBB is part of the OAI system infrastructure, which supports two distinct power architectures.

One is centralized power in the rack with a busbar, which is often energized by an in-rack power shelf with several 54V/48V PSUs.

The other method utilizes PSUs integrated in the individual OAI system chassis itself. The PSU's input is an AC supply and its output is 54V or 12V. For example, 54V 3000W Platinum PSUs with 3+3 redundancy is one known OAI system implementation.

Please refer to Section 6.3 for power connector pin list.

5.5.2. 54V/48V based OAM power input

Each of the 54V/48V connectors provides an isolated source to each OAM module and must support an OAM's excursion design power (EDP) of 1.6x for a 2ms duration. Each of the OAM's power rails are sourced downstream from a dedicated hot-swap controller that sits on the power distribution board

Each OAM P54V/48V power rails has implemented bulk capacitors to support 2x EDP 20us at the HIB power connector. The UBB cannot support hot plug as the OAI system will shut down as a result of the large sink current at the bulk capacitor.

The following table summarizes the electrical requirements for the OAM. The input voltage measured at the module connector should never exceed the voltage range defined in the table.

	Minimum	Nominal	Maximum
Operating voltage	44.0V	54.0V	59.5V
Nominal voltage	48.0V		54.0V

Table 2 UBB input voltage range

The recommended range includes DC level, noise, and other transients and the input rails must remain within the specified minimums and maximums at all times.

Input electrical design point peak specifications are based on nominal voltages, with the continuous current specifications shown in the table below. Linear interpolation can be used to approximate the continuous current specification for nominal input voltages between 48.0V and 54.0V

Specification	Voltage(nominal)	Maximum Value	Moving Average
Input 54V	54.0V	74.1A	1 second
Input 48V	48.0V	83.3A	1 second
Total baseboard power	48.0V to 54.0V	4000W	1 second

Table 3 UBB input current continuous specifications

The following peak current table applies to both the default mode and Max-Q mode. Linear interpolation can be used to approximate the continuous current specification for nominal input voltages between 48.0V and 54.0V.

Specification	Maximum	Moving Average
54V input	173%*74.1A	200 us
	155%*74.1A	1 ms
	150%* 74.1 A	5 ms
48V input	173%*83.3A	200 us

	155%*83.3A	1 ms
	150%*83.3A	5 ms

Table 4 UBB input current peak specification

5.5.3. 12V based OAM Power input

The 12V input to the UBB must also support an EDP of 1.6x for a 2ms duration. The UBB shall provide an isolated 12V rail to each OAM through dedicated E-fuses on the boards. These E-fuses have OCP protection and prevent OAM modules from being damaged or affected by shorts on any other OAM module.

The 12V pin assignment is provided as OCP-OAI collateral in wiki.

The following tables summarizes the 12V electrical requirements for the OAM. The input voltage measured at the module connector should never exceed the voltage range defined in the table.

	Minimum	Nominal	Maximum
Operating voltage	11.0V	12.2V (11.6V~12.8V)	13.2V

Table 5 UBB operation voltage range

Input electrical design point peak specifications are based on nominal voltages, with the continuous current specifications shown in the table below. Linear interpolation can be used to approximate the continuous current specification for nominal input voltages 12V.

Specification	Voltage(nominal)	Maximum Value	Moving Average
Input 12V	12.2V	230A	1 second
Total baseboard power	12.2V	2800W	1 second

Table 6 UBB input continuous current specifications

The following peak current specification in Table applies to both the default mode and Max-Q mode. Linear interpolation can be used to approximate the continuous current specification for nominal input voltages.

Specification	Maximum	Moving Average
12V input	173%*230A	200 us
	155%*230A	1 ms
	150%*230A	5 msdiffe

Table 7 Peak current specification

5.6. 44V ~ 54V power layout guidance

Due to the high voltages on the UBB, risks that manufacturing defects can result in shorts or faults across large voltage differentials need to be addressed.

Industry safety standards (IEC CDV 62368) require additional safe guards (i.e. creepage/ clearance distances, access restrictions, etc.) for systems with voltages that exceed 60V. Voltage differential of less than 60Vdc are classified as ES1 voltage sources. While ES1 systems do not require explicit safety safeguards, the guidelines below will minimize the risk of a fault that could cause high energy dissipation or fire.

Layout Recommendations before Hot Swap Controller / Fuse	Minimum spacing between conductors with high potential differences >40V
Internal Layer	25 mils (0.64mm)
External Layer	120 mils (3.0mm)
Z-Axis	17 mils (0.43mm) spacing or 3-ply prepreg
Layout Recommendations after Hot Swap Controller / Fuse	Minimum spacing between conductors with high potential differences >40V
Internal Layer	25 mils (0.64mm)
External Layer	60 mils (1.5mm)
Z-Axis	3 mils (0.076mm)

Table 8 40V ~ 59.5V layout guidance

Exceptions may be necessary due to inherent spacing of components and should be fully evaluated with DFMEA on a case by case basis.

Proper power and ground isolation for an external layer on the UBB is shown below.




Figure 7 power and GND isolation

6. UBB Electrical Specification

This chapter describes details of the UBB electrical design.

6.1. Board Architecture specification

The OAI- UBB boards will share a common hardware architecture definition for various design areas such as Clock distribution, Power Sequence Control, Telemetry, I2C, and GPIO assignments. The intention for the common hardware specification is to have a single Firmware and Software definition that can cover all different designs and to re-use the hardware solutions as much as possible across the different products.

The common hardware architecture components include the following definitions.

- Power Delivery
- Clock Distribution
- I2C Interconnectivity
- Power and Reset control
- Power and Reset Sequence
- GPIO definition

6.1.1. System Clock Architecture

Host to PCIe switch will run in SRIS mode. PCIe switch to OAM will be common clock mode. Vendors can reserve clock from host for further verification of common clock mode. Also support Spread-Spectrum Clocking (SSC) mode for EMC/ EMI reduction.

Below is a clock diagram, HIB diagram is an example. Gray out it. Not part of specification




Figure 8 UBB clock diagram

6.1.2. I2C architecture

Considering bus traffic, there are 5 I2C buses as illustrated in diagram below. Bus1 is for P12V HSC sensor polling. Bus2 is for OAM sensor information and FW update. PCA9555 IO expander with GPIO control is also on this bus. Bus3 connects PCIE clock clock gen/ clk buffer as well as PCIE retimers. Bus4 is for scale out PHY FW update and sensors. Bus5 is for UBB sensor readings and UBB CPLD FW update.

There're 2 FRU EEPROM in UBB board. FRU 0 is dedicated for BMC, and FRU 1 is shared with BMC and OAM #0. Refer to section 10.6 for detail.

Below describes how UBB I2C pull up resistor is calculated. Each board designer has to calculate pull up time they need.

The minimum resistance calculation as

$$R_p(\min) = (V_{cc} - V_{OL}(\max)) / I_{OL}$$

V_{cc} is the bus voltage, $V_{OL}(\max)$ is the maximum voltage that can be read as logic-low and the maximum current that the pins can sink when at or below V_{OL} .

The maximum resistance calculation as:

$$R_p(\max) = t_r / (0.8473 \times C_b)$$

t_r is the maximum allowed rise time of the bus and C_b is the total bus capacitance.

UBB I2C Topology




Figure 9 I2C/SMBus Block Diagram

6.1.3. Power control

The UBB provides P12V and P54V/48V to 8x OAMs, the P12V is provided by HIB power connector (P12V_1 and P12V_2) through eFuse (ex: MP5023) control. And the P54V/48V power is connected from HIB power connector (P54_0, P54_1, P54_2 and P54_3) directly.

All voltage power on/off could be controlled by the management device of HIB through I2C bus to CPLD. The UBB provide the P12V power over 2400W (8x 300W) and P54V/48V over 4000W (8x 500w), therefor, All OAM power enable will be controlled by CPLD to do time slot for series power on. The duration of time slot will be updated in the next version.

6.1.4. Reset

The following figure shows the UBB reset diagram from HIB management device (ex, BMC) to UBB device via CPLD, all device reset could be controlled by I2C bus of HIB setting to CPLD. UBB on board device is including OAM, OAM uplink serdes retimer and OAM scale out serdes phy retimer.

The below are each signal naming function:

OAM_PERST_[7:0]#: OAM up-link serdes reset signal from HIB via CPLD at the OAI system or host power on reset.

OAM_WARMRST_[7:0]#: OAM warm reset signal from HIB via CPLD at the OAI system reboot or after firmware update.

RETIMER_PERST_[7:0]_A/B#: OAM up-link serder Retimer-A/B device reset signal from HIB via CPLD.

SERDES_RESET_[7:0]#: OAM expansion serdes PHY retimer device reset signal from HIB via CPLD.




Figure 10 UBB Reset signals diagram

6.1.5. Power Diagram




Figure 11 Power Control Block Diagram

6.1.6. Strap pins

6.1.6.1. Module ID

The following figure shows the MODULE_ID[4:0] strapping for physical orientation of modules when 8 interconnected Accelerators are used.




Figure 12 Physical OAM orientation

Detail port to port assignment is based on system placement and routing length. Module to module interconnect may decrease to 4 ports if the module only supports 4. Module to module interconnect link may only utilize 8 lanes if the module defines 8 lanes per link.

MODULE_ID can be used as the I2C address strap pins if needed.

OAM	Module ID
OAM0	00000
OAM1	00001
OAM2	00010
OAM3	00011
OAM4	00100
OAM5	00101
OAM6	00110
OAM7	00111

Table 9 MODULE_ID

6.1.6.2. Link_Config[4:0]

The 5 link configuration strapping bits are pulled up on modules that use them. These bits are strapped to ground on the baseboard to select logic 0, or left floating on the baseboard to select logic 1. Some accelerators use these LINK_CONFIG[4:0] strapping bits to determine the interconnect topology for the links between modules and to determine the protocol of the “P” Link and the protocol and function of the optional “R” Link.

Encodings not listed in the table below are currently un-defined.

LINK_CONFIG[4:0]	Definition
00000	Reserved for Accelerator Test use by Accelerator Vendor.
xxxx0 (except for 00000)	Indicates the “P” link is PCIe
01000	6 link HCM, 4 link HCM, and two 3 link fully connected quads as connected in Figure 41.
00100	6 x16 almost fully connected
01010	4 or 6 x8 link HCM, 7x8 links fully connected, and two 3 x8 link fully connected quads as connected in Figure 48.
01100	8 link HCM as in Figure 45.
xxxx1 (except for 11111)	Indicates the “P” link is an alternate protocol other than PCIe.
11111	Indicates an alternate means for identifying the link interconnect topology and configuration is used.

Table 10 LINK_CONFIG[4:0] Encoding Definitions

6.1.6.3. PE_BIF[1:0]

x16 Host Interface Bifurcation Configuration. This output of the module informs the host if it needs to bifurcate the PCIe interface to the module.

00 = one x16 PCIe host interface

01 = bifurcation into two x8 PCIe host interfaces

10 = bifurcation into four x4 PCIe host interfaces

11 = reserved

6.1.7. Debug interface

There are two OAM debug interfaces on UBB, one is JTAG and the other is UART interface. UART supports both microUSB local access or BMC’s remote debug feature. BMC can access 8 OAM UART output at a time.

There is also one debug header on UBB to support OAM debug through dongle.

Below are JTAG, UART and debug header diagrams.

6.1.8. JTAG Interface




Figure 13 JTAG diagram

1. JTAG True Table

MUX_A

SELECTION	DESCRIPTION
LOW	PRI CPLD FW UPDATE
HIGH	GO TO SEC CPLD

MUX_B

SELECTION	DESCRIPTION
LOW	UPDATE SEC CPLD
HIGH	OAM JTAG CHAIN

MUX_C

SELECTION	DESCRIPTION
LOW	UPDATE BY HEADER
HIGH	UPDATE BY BMC

MUX_D

SELECTION	DESCRIPTION
LOW	UPDATE BY HEADER
HIGH	UPDATE BY BMC

6.1.9. UART

There are microUSB and BMC two interfaces for OAM UART access through USB Mux and USB Hub illustrated below. MicroUSB takes the priority if it is plugged. BMC console can see 8 OAM UART at a time.




Figure 14 UART Diagram

6.1.10. Debug Header

Debug header is a header to combine the proprietary debug interfaces from different vendors by using OAM test pins. The header uses Molex 501190-4017 with pin definition below:




Figure 15 UBB debug header

2	OAM_TEST_0	NC	1
4	OAM_TEST_1	NC	3
6	OAM_TEST_2	NC	5
8	OAM_TEST_3	NC	7
10	OAM_TEST_4	NC	9
12	OAM_TEST_5	NC	11
14	OAM_TEST_6	GND	13
16	OAM_TEST_7	GND	15
18	OAM_TEST_8	GND	17
20	OAM_TEST_9	GND	19
22	OAM_TEST_10	GND	21
24	OAM_TEST_11	JTAG_HOOK0	23
26	OAM_TEST_12	JTAG_HOOK6	25
28	OAM_TEST_13	JTAG_HOOK7	27
30	OAM_TEST_14	GND	29
32	GND	JTAG_TCK	31
34	NC	JTAG_TDO	33
36	VREF	JTAG_TRST	35
38	NC	JTAG_TDI	37
40	DEBUG_PRESENT_N	JTAG_TMS	39

Table 11 UBB debug header pin definition

6.1.11. UBB Power sequence

UBB board power sequence is diagrammed below.




Figure 16 UBB Power sequence

6.1.12. FRU

BMC controls MUX selection via BMC GPIO:

- When DC is off, BMC switches FRU1 access to BMC.
- When DC is on, BMC switches FRU1 access to OAM0




Figure 17 DC is off, BMC switches FRU1 access to BMC




Figure 18 When DC is on, BMC switches FRU1 access to OAM0

Case 1: DC off

1. BMC switches MUX to BMC.
2. If FRU0 is changed, copy FRU0 to FRU1

Case 2: DC on

1. BMC switches MUX to OAM #0.
2. OAM #0 to update link topology by FRU1.

Case 3: OAM reset

1. User send OAM reset command to BMC
2. BMC pulls down OAM reset and then switch MUX to BMC.
3. If FRU0 is changed, copy FRU0 to FRU1.
4. Switch MUX to OAM #0, and then release OAM reset signal.

Case 4: User update FRU0

1. User updated FRU0 via BMC OOB interface.
2. BMC stores these changes in FRU0, and wait for events of DC off or OAM reset.
3. DC off: use “Case 1: DC off” above to update FRU1.
4. OAM reset: use “Case 3: OAM reset” above to update FRU1.

6.2. UBB Connectors

UBB has 8 6x8 high density connectors, 16 OAM Mezz connectors, 8 OSFP-DD connectors for scale-out, 4 mechanical guide pins, 4 54V power connectors, 2 12V power connectors, 2 microUSB UART ports. Details are outlined in the table below.

Vendor	Vendor PN	Description	Q'ty	Destination	Pair	TYPE	R/V	Solder Type
Amphenol	10131762-101LF	High Density Connector	8	SW	6x8	Receptacle	RA	Press-Fit
Molex	2093111115	OAM Connector	16	OAM Module		Receptacle	VT	SMT
Amphenol	UE36-A1070-3000T	QSFP-DD Connector	8	UBB	2x8	Receptacle	RA	SMT
Amphenol	UE36-B16221-06A5A	QSFP-DD Cage	8	UBB		Receptacle	RA	Press-Fit
Amphenol	10037909-101LF	Guide Pin	4	UBB		Receptacle	RA	Press-Fit
Amphenol	10028917-001LF	54V Connector	4	SW	2x2	Receptacle	RA	Press-Fit
Amphenol	JX412-50340	12V Connector	2	SW	2x5	Receptacle	RA	Press-Fit
ACES	59493-0050D-CH1	Micro USB Connector	2	UBB	1x1		RA	SMT

Table 12 UBB connector list

6.2.1. UBB Connector pin list

This chapter describes connectors including Host Interface, 12V power , 54V power, QSFP-DD, micro-usb, debug header.

Each of QSFO-DD Tx and Rx are AC-coupled 100 ohm differential lines that shout be terminated with 100 ohm differentially at the Host ASIC(SerDes). The AC coupling is inside the QSFP-DD module and not required on the Host board.

The QSFP-DD low speed electrical specifications are given in below table. This specification ensures compatibility between host bus masters and the I2C interface.

Parameter	Symbol	Min	Max	Unit	Condition
SCL and SDA	VOL	0	0.4	V	IOL(max)=3mA for fast mode, 20mA for Fast-mode plus
SCL and SDA	VIL	-0.3	Vcc*0.3	V	
	VIH	VCC*0.7	Vcc+0.5	V	
InitMode, ResetL and ModSelL	VIL	-0.3	0.8	V	
	VIH	2	VCC+0.3	V	
IntL	VOL	0	0.4	V	IOL=2.0mA
	VOH	VCC-0.5	VCC+0.3	V	10k ohms pull-up to Host Vcc
ModPrsL	VOL	0	0.4	V	IOL=2.0mA
	VOH	VCC-0.5	VCC+0.3	V	ModPrsL can be implemented as a short-circuit to GND on the module

Table 13 QSFP-DD low speed electrical specifications

For detail QSFP-DD information, please refer to "[QSFP-DD Hardware Specification for QSFP DOUBLE DENSITY 8X PLUGGABLE TRANSCEIVER – Rev 5.0.](#)"

QSFP-DD Connector 0~7 pin list (Input, Output are based on OAM side)

Signal	Module Direction POV	Description	Voltage	Total Diff Pins	Total Single Pins
GND	GND	GND	GND		24
Vcc1	PWR	+3.3V Power supply	3.3V		1
Vcc2	PWR	3.3V Power Supply	3.3V		1
VccTx	PWR	+3.3V Power supply transmitter	3.3V		1
VccTx1	PWR	3.3V Power Supply	3.3V		1
VccRx	PWR	+3.3V Power Supply Receiver	3.3V		1
VccRx1	PWR	3.3V Power Supply	3.3V		
PETp/n [8:1]	Input	PCIe or equivalent link Transmit differential pairs.		16	16

		OAM module Transmit, QSFP-DD connector Receive.			
PERp/n [8:1]	Output	PCIe or equivalent link Receive differential pairs. OAM module Receive, QSFP-DD connector Transmit.		16	16
I2C_SLV_ D	Bi- directional	Slave I2C data	3.3V		1
I2C_SLV_ CLK	Input	Slave I2C clock	3.3V		1
RESETL	Input	QSFP-DD Module Reset	Vref(OAM)		1
INTL	Output	QSFP-DD Module Interrupt	Vref(OAM)		1
MODSELL	Input	QSFP-DD Module Select	Vref(OAM)		1
MODPRSL	Output	QSFP-DD Module Present for inform OAM cable insert or not.	Vref(OAM)		1
INITMODE	Input	Initialization mode; In legacy QSFP applications, the InitMode pad is called LPMODE	Vref(OAM)		1

Table 14 QSFP-DD connector 0~7 pin list

54V power connector pin list

Base on temperature raise under 30°C, 12Amp per contact (POS).




Figure 19 54V power conenctor

P54V_0 Pin Definition:

POS 1 & 2	54V_1	54V_0
POS 3 & 4	GND	GND

Table 15 P54V_0 Pin Definition

P54V_1 Pin Definition:

POS 1 & 2	54V_2	54V_3
POS 3 & 4	GND	GND

Table 16 P54V_1 Pin Definition

P54V_2 Pin Definition:

POS 1 & 2	54V_4	54V_5
POS 3 & 4	GND	GND


Table 17 P54V_2 Pin Definition

P54V_3 Pin Definition:

POS 1 & 2	54V_7	54V_6
POS 3 & 4	GND	GND

Table 18 P54V_3 Pin Definition**12V power connector pin list:**

Base on temperature raise under 30°C, 10Amp per contact (POS).

**Figure 20 12V power connector pin list**

P12V_0 CONN	PIN 1		PIN 2		PIN 3		PIN 4		PIN 5	
	COLM N A	COLM N B	COLM N A	COLM N B	COLMN A	COLMN B	COLM N A	COLM N B	COLM N A	COLM N B
POS1	P12V_VR1	P12V_VR1	P12V_VR1	P12V_VR1	P12V_BB	P12V_BB	P12V_VR0	P12V_VR0	P12V_VR0	P12V_VR0
POS2	P12V_VR1	P12V_VR1	GND	GND	P12V_BB	GND	GND	GND	P12V_VR0	P12V_VR0
POS3	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND

Table 19 12V_0 power connector pin list

P12V_1 CONN	PIN 1		PIN 2		PIN 3		PIN 4		PIN 5	
	COLMN A	COLMN B	COLMN A	COLMN B	COLMN A	COLMN B	COLMN A	COLMN B	COLMN A	COLMN B
POS1	P12V_VR2	P12V_VR2	P12V_VR2	P12V_VR2	GND	GND	P12V_VR3	P12V_VR3	P12V_VR3	P12V_VR3
POS2	P12V_VR2	P12V_VR2	GND	GND	GND	GND	GND	GND	P12V_VR3	P12V_VR3
POS3	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND

Table 20 12V_1 power connector pin list

HIF_0 connector (host interface can be opencapi or others)

PCIe Connector: (used when it is PCIE interface. For other interfaces, refer to other future section to be provided)

Signal	Module Direction POV	Description	Voltage	Required or Optional	Total Diff Pins	Total Single Pins
GND		GND		Required		68
P3V3_AUX	Power input	3.3V AUX Power for UBB borad	3.3V	Required		4
PETp/n [15:0]	Input	PCIe or equivalent host link Transmit differential pairs. Module Transmit, Host Receive.		Required	32	32

PERp/n [15:0]	Output	PCIe or equivalent host link Receive differential pairs. Module Receive, Host Transmit.		Required	32	32
UBB_DETECT_LOOP	Input	UBB board PRSNT pin	3.3V	Required		1

Table 21 HIF_0 PCIE conenctor pin list**HIF_1 connector (host interface can be opencapi or others)**

PCIe Connector: (used when it is PCIE interface. For other interfaces, refer to other future section to be provided)

Signal	Module Direction POV	Description	Voltage	Required or Optional	Total Diff Pins	Total Single Pins
GND		GND		Required		56
PETp/n [15:0]	Input	PCIe or equivalent host link Transmit differential pairs. Module Transmit, Host Receive.		Required	32	32
PERp/n [15:0]	Output	PCIe or equivalent host link Receive differential pairs. Module Receive, Host Transmit.		Required	32	32
UART_SEL_0	Output	UART SEL pin	3.3V	Required		1
UART_SEL_1	Output	UART SEL pin	3.3V	Required		1
UART_SEL_2	Output	UART SEL pin	3.3V	Required		1
UART_MUX_EN_N		UART MUX enable pin	3.3V	Required		1

Table 22 HIF_1 PCIE conenctor pin list

HIF_2 connector (host interface can be opencapi or others)

PCIe Connector: (used when it is PCIE interface. For other interfaces, refer to other future section to be provided)

Signal	Module Direction POV	Description	Voltage	Required or Optional	Total Diff Pins	Total Single Pins
GND		GND		Required		64
PETp/n [15:0]	Input	PCIe or equivalent host link Transmit differential pairs. Module Transmit, Host Receive.		Required	32	32
PERp/n [15:0]	Output	PCIe or equivalent host link Receive differential pairs. Module Receive, Host Transmit.		Required	32	32
PE_REFCL_Kp/n	Output	PCIe Reference Clock. 100MHz PCIe Gen 4 compliant.		Option	6	6
I2C_SLV_D	Bi-directional	Slave I2C data	3.3V	Required		6
I2C_SLV_CLK	Input	Slave I2C clock	3.3V	Required		6
UART_TXD	Output	Serial Port Transmit	3.3V	Required		1
UART_RXD	Input	Serial Port Receive	3.3V	Required		1
JTAG_MUX_EN_N	Output	JTAG MUX enable pin	3.3V	Required		4
JTAG_MUX_SEL	Output	JTAG MUX SEL pin	3.3V	Required		2
JTAG_SEL	Output	JTAG SEL to CPLD pin	3.3V	Required		4
PWR_BTN	Output	Power BTN to UBB board	3.3V	Required		1
I2C_ALERT	Output	Slave I2C alert indication	3.3V	Required		1

Table 23 HIF_2 PCIE conenctor pin list

HIF_3 connector (host interface can be opencapi or others)

PCIe Connector: (used when it is PCIE interface. For other interfaces, refer to other future section to be provided)

Signal	Module Direction POV	Description	Voltage	Required or Optional	Total Diff Pins	Total Single Pins
GND		GND		Required		64
PETp/n [15:0]	Input	PCIe or equivalent host link Transmit differential pairs. Module Transmit, Host Receive.		Required	32	32
PERp/n [15:0]	Output	PCIe or equivalent host link Receive differential pairs. Module Receive, Host Transmit.		Required	32	32
RSV_BMC_PRI_CPLD	Bi-directional	RSVD GPIO between BMC and CPLD	3.3V	Option		16
RSV_PETp/n [3:0]	Input	RSVD for PCIe interface		Option	8	8
RSV_PERp/n [3:0]	Output	RSVD for PCIe interface		Option	8	8

Table 24 HIF_3 PCIE conenctor pin list

HIF_4 connector (host interface can be opencapi or others)

PCIe Connector: (used when it is PCIE interface. For other interfaces, refer to other future section to be provided)

Signal	Module Direction POV	Description	Voltage	Required or Optional	Total Diff Pins	Total Single Pins
GND		GND		Required		64

PETp/n [15:0]	Input	PCIe or equivalent host link Transmit differential pairs. Module Transmit, Host Receive.		Required	32	32
PERp/n [15:0]	Output	PCIe or equivalent host link Receive differential pairs. Module Receive, Host Transmit.		Required	32	32
WARMRS T#	Output	Warm Reset	Vref (OAM)	Option		4
JTAG_T MS	Output	Low Voltage ASIC/GPU JTAG Test Mode Select	3.3V	Required		1
JTAG_T DI	Output	JTAG master data output	3.3V	Required		1
JTAG_T CK	Output	ARM JTAG clock output	3.3V	Required		1
JTAG_T DO	Output	JTAG master data input	3.3V	Required		1
JTAG_TRST	Output	JTAG master reset output	3.3V	Required		1
SW_RESET	Output	RSVD	3.3V	Option		4
RSV_BMC_ SEC_CPLD	Bi- irection al	RSVD GPIO between BMC and CPLD	3.3V	Option		4
EEPROM_ WP	Output	Write protect	3.3V	Required		2
FRU_WP	Output	Write protect	3.3V	Required		2
FRU_SEL	Output	Level shift IC enable pin	3.3V	Required		1
HOST_PERS T	Output	RSVD	3.3V	Option		1
GPU_PWRB RK_N	Output	Emergency power reduction. CEM Compliant Power Break	3.3V	Required		1

Table 25 HIF_4 PCIE conenctor pin list

HIF_5 connector (host interface can be opencapi or others)

PCIe Connector: (used when it is PCIE interface. For other interfaces, refer to other future section to be provided)

Signal	Module Direction POV	Description	Voltage	Required or Optional	Total Diff Pins	Total Single Pins
GND		GND		Required		64
PETp/n [15:0]	Input	PCIe or equivalent host link Transmit differential pairs. Module Transmit, Host Receive.		Required	32	32
PERp/n [15:0]	Output	PCIe or equivalent host link Receive differential pairs. Module Receive, Host Transmit.		Required	32	32

Table 26 HIF_5 PCIe conenctor pin list

HIF_6 conenctor (host interface can be opencapi or others)

PCIe Connector: (used when it is PCIE interface. For other interfaces, refer to other future section to be provided)

Signal	Module Direction POV	Description	Voltage	Required or Optional	Total Diff Pins	Total Single Pins
GND		GND		Required		64
PETp/n [15:0]	Input	PCIe or equivalent host link Transmit differential pairs. Module Transmit, Host Receive.		Required	32	32
PERp/n [15:0]	Output	PCIe or equivalent host link Receive differential pairs. Module Receive,		Required	32	32

		Host Transmit.				
--	--	----------------	--	--	--	--

Table 27 HIF_6 PCIE conenctor pin list

HIF_7 connector (host interface can be opencapi or others)

PCIe Connector: (used when it is PCIe interface. For other interfaces, refer to other future section to be provided)

Signal	Module Direction POV	Description	Voltage	Required or Optional	Total Diff Pins	Total Single Pins
GND		GND		Required		64
PETp/n [15:0]	Input	PCIe or equivalent host link Transmit differential pairs. Module Transmit, Host Receive.		Required	32	32
PERp/n [15:0]	Output	PCIe or equivalent host link Receive differential pairs. Module Receive, Host Transmit.		Required	32	32
UBB_DETECT_LOOP	Input	UBB board PRSNT pin	3.3V	Required		1

Table 28 HIF_7 PCIE conenctor pin list

OAM Debug connector pin list:

Molex 501190-4017 is selected, total pin count is 40pin

Current – Maximum per contact is 1A

Voltage – Maximum is 50V AC (RMS)/DC

Signal	Module Direction	Description	Voltage	Required or Optional	Pin Assignment	Total Single Pins
Signal	Module Direction	Description	Voltage	Required or Optional	Pin Assignment	Total Single Pins
GND		GND		Required	13,15,17,19,21,29,32	7
JTAG_T_MS	Output	Low Voltage ASIC/GPU JTAG Test Mode Select	1.8V	Required	39	1
JTAG_T_DI	Output	JTAG master data output	1.8V	Required	37	1
JTAG_T_CK	Output	ARM JTAG clock output	1.8V	Required	31	1
JTAG_T_DO	Output	JTAG master data input	1.8V	Required	33	1
JTAG_TRS_T	Output	JTAG master reset output	1.8V	Required	35	1
DEBUG_P_RESENT_N	Bi-directional	Present of XDP	3.3V	Required	40	1
P1V8	Power input	Power for XDP	1.8V	Required	36	1
Hook[0,6,7]	Output	Debug signals	3.3V	Required	23,25,27	3
OAM_TES_T[0-14]	Input/Output	Debug signals	1.8V	Required	2,4,6,8,10,12,14,16,18,20,22,24,26,28,30	15
NC					1,3,5,7,9,11,34,38	8

Table 29 OAM Debug connector pin list

6.3. PCB Stack-Up

This section describe OAM UBB reference board stack-up and requirements. The OAI UBB reference boards uses a 22 PCB stack-up with ultra low loss material. In order to support high TDP OAM(54V/48V up to 500w, 12V up to 300w) and high interconnect speed(up to 28Gbps NRZ or 56Gbps PAM4), the PCB stack up adheres to the following requirements:

- PCB with up to two 2oz layers was selected to meet required copper density
- 85 & 90 Ohms differential traces in internal signal layers as needed.
- 45 & 50 Ohms or single ended traces as needed (Depend on chip vendor's design guide)
- PCB material is depended on maximum trace length of topology design and to meet vendor's channel loss criteria (ex. -30dB@14GHz for Intel OAM module).

- Back Drilling for signals on Layer 16, 14, 9, 5 and 3 to remove stubs from SerDes and PCI-e Gen4 via transitions. Limit back drilling to 1mm from top layer to help press fit contact.

UBB reference board uses the below stackup. Each vendor needs to fine tune the width/spacing design based on material target and impedance control table below.

Layer		Plane Description	Copper (OZ)	Thickness (mil)
		Solder mask		0.5
L1	Top	Signal/PWR	0.5oz + plating	1.9
		PrePreg		2.6
L2	GND1	Ground	1.0	1.2
		Core (1/1)		4
L3	IN1	Signal/PWR	1.0	1.2
		PrePreg		5
L4	GND2	Ground	1.0	1.2
		Core (1/1)		4
L5	IN2	Signal/PWR	1.0	1.2
		PrePreg		5
L6	GND3	Ground	1.0	1.2
		Core (1/1)		4
L7	IN3	Signal/PWR	1.0	1.2
		PrePreg		5
L8	GND4	Ground	1.0	1.2
		Core (1/1)		4
L9	IN4	Signal/PWR	1.0	1.2
		PrePreg		5
L10	GND5	Ground	1.0	1.2
		Core (1/2)		4
L11	VCC1	Power	2.0	2.4
		PrePreg		12
L12	VCC2	Power	2.0	2.4
		Core (1/2)		4
L13	GND6	Ground	1.0	1.2
		PrePreg		5
L14	IN5	Signal/PWR	1.0	1.2
		Core (1/1)		4
L15	GND7	Ground	1.0	1.2
		PrePreg		5
L16	IN6	Signal/PWR	1.0	1.2
		Core (1/1)		4
L17	GND8	Ground	1.0	1.2

		PrePreg		5
L18	IN7	Signal/PWR	1.0	1.2
		Core (1/1)		4
L19	GND9	Ground	1.0	1.2
		PrePreg		5
L20	IN8	Signal/PWR	1.0	1.2
		Core (1/1)		4
L21	GND10	Ground	1.0	1.2
		PrePreg		2.6
L22	BOT	Signal/PWR	0.5oz + plating	1.9
		Solder Mask		0.5
		Total	128.4 mil (with +/- 10% tolerance)	

Table 30 UBB reference Stack-Up

Trace Width (mil)	Air Gap Spacing (mil)	Impedance Type	Layer	Impedance Target (ohm)	Tolerance (+/- %)
6.0		Single- Ended	1,22	45	10%
5.3		Single- Ended	1,22	50	10%
5.3	5.6	Differential	1,22	85	10%
4.8	6.1	Differential	1,22	90	10%
5.8		Single- Ended	3,5,7,9,14,16,18,20	45	10%
5.0		Single- Ended	3,5,7,9,14,16,18,20	50	10%
5.7	5.2	Differential	3,5,7,9,14,16,18,20	85	10%
5.0	5.8	Differential	3,5,7,9,14,16,18,20	90	10%

Table 31 UBB Impedance control

6.4. CPLD

6.4.1. Block Diagram of UBB Primary CPLD

The primary CPLD is working for UBB control without testing and debug signal function




Figure 21 Primary CPLD diagram

The above is block diagram of UBB primary CPLD with features below :

1. Primary CPLD I2C online programming feature.
2. Fan-out signal to 8 OAMs:
 - OAM PERST from host PCIE
 - OAM Warm Reset from host
 - OAM power break from host interface board (HIB)

3. Power sequence, power control state machine.
4. Slave I2C address for HIB.
5. OAM FW recovery
6. CPLD FW update via JTAG
7. Reserved PERST for multi-host

6.4.2. Primary I2C Online Programming Feature

User can program the CPLD through BMC after the CPLD enters the user mode.

Specification of I2C Programming Slave is as follows.

I2C Slave Address	7Bit[0x30]
I2C Bus Performance	400KHz
I2C Port	PT18C(SCL) PT18D(SDA)
Port Hysteresis	450mV

Table 32 Primary COLD I2C Programming Slave

6.4.3. Fan-out signal to 8 OAMs

CPLD receives the PERST, Warm_RST and PWRBRK signals from host interface board, and then fan out 8-way to the outputs to the 8 OAMs.

The following is the true table.

Module	Input	Fan Out		
GPU_P_ERST	HOST_PERST_N	GPU[7:0]_PERST_N		
GPU_Warm_Reset	GPU_WARM_RST_N	GPU[7:0]_WARM_RST_N		
GPU_Power_Break	GPU_PWRBRK_N	GPU[7:0]_POWER_BREAK_N		
Module		Input	Fan Out	
OAM_PERST		HOST_PERST_N	OAM[7:0]_PERST_N	

OAM_Warm_Reset	OAM_WARM_RST_N	OAM[7:0]_WARMRST_N
OAM_Power_Break	OAM_PWRBRK_N	OAM[7:0]_PWRBRK_N

Table 33 Primary CPLD true table

6.4.4. Slave I2C address for HIB

The UBB primary CPLD has an I2C slave to provide the BMC read/write. The UBB primary CPLD has an I2C slave to provide the BMC read/write. The specification of the I2C slave is as follows.

I2C Slave Address	7Bit[0x4F]
I2C Bus Performance	400KHz
I2C Port	PR3C(SCL) PR3D(SDA)
Port Hysteresis	450mV

Table 34 Primary CPLD Slave I2C address for HIB

The Register Map of the I2C Slave

Addr.	Bit	Signal Name	R/W	Def.	Note
0x09	7	1'b0	RO	-	
	6	JTAG_XDP_HOOK0	RO	-	
	5	BOARD_ID_[1:0]	RO	-	
	4		RO	-	
	3	SKU_ID_[1:0]	RO	-	
	2		RO	-	
	1	OAM_PCA9548_RESET_N	R/W	-	
	0	VR_PCA9548_RESET_N	R/W	-	
0x08	7	FM_QSFP7_OAM6_MODPRS_N	RO	-	Indicate QSFP_DD cable is plugged or not.
	6	FM_QSFP6_OAM6_MODPRS_N	RO	-	Need to add a level shift between QSFP-DD connector and CPLD.
	5	FM_QSFP5_OAM5_MODPRS_N	RO	-	
	4	FM_QSFP4_OAM5_MODPRS_N	RO	-	
	3	FM_QSFP3_OAM2_MODPRS_N	RO	-	

	2	FM_QSFP2_OAM2_MODPRS_N	RO	-		
	1	FM_QSFP1_OAM1_MODPRS_N	RO	-		
	0	FM_QSFP0_OAM1_MODPRS_N	RO	-		
0x07	7	OAM7_FW_RECOVERY_N	R/W	-	Reserved for future.	
	6	OAM6_FW_RECOVERY_N	R/W	-		
	5	OAM5_FW_RECOVERY_N	R/W	-		
	4	OAM4_FW_RECOVERY_N	R/W	-		
	3	OAM3_FW_RECOVERY_N	R/W	-		
	2	OAM2_FW_RECOVERY_N	R/W	-		
	1	OAM1_FW_RECOVERY_N	R/W	-		
	0	OAM0_FW_RECOVERY_N	R/W	-		
0x06	7	PHY7_RST_N	R/W	-	Reserved for future.	
	6	PHY6_RST_N	R/W	-		
	5	PHY5_RST_N	R/W	-		
	4	PHY4_RST_N	R/W	-		
	3	PHY3_RST_N	R/W	-		
	2	PHY2_RST_N	R/W	-		
	1	PHY1_RST_N	R/W	-		
	0	PHY0_RST_N	R/W	-		
0x05	7	OAM_PE7_BIF[1:0]	RO	-	These pins indicate each OAM PCIe bifurcation. It should add a level shift between OAM and CPLD. On OAM side, voltage level is VREF.	
	6					
	5	OAM_PE6_BIF[1:0]	RO	-		
	4					
	3	OAM_PE5_BIF[1:0]	RO	-		

	2					
	1	OAM_PE4_BIF[1:0]	RO	-	These pin indicate each OAM PCIe bifurcation. It should add a level shift between OAM and CPLD. On OAM side, voltage level is VREF.	
	0					
0x04	7	OAM_PE3_BIF[1:0]	RO	-		
	6					
	5	OAM_PE2_BIF[1:0]	RO	-		
	4					
	3	OAM_PE1_BIF[1:0]	RO	-		
	2					
	1	OAM_PEO_BIF[1:0]	RO	-		
	0					
0x03	7	OAM7_PLINK_CAP	RO	Lo	Indicate port module capability support.	
	6	OAM6_PLINK_CAP	RO	Lo		
	5	OAM5_PLINK_CAP	RO	Lo		
	4	OAM4_PLINK_CAP	RO	Lo		
	3	OAM3_PLINK_CAP	RO	Lo		
	2	OAM2_PLINK_CAP	RO	Lo		
	1	OAM1_PLINK_CAP	RO	Lo		
	0	OAM0_PLINK_CAP	RO	Lo		
0x02	7	OAM7_PRESENT_N	RO	Hi	OAM module present pin.	
	6	OAM6_PRESENT_N	RO	Hi		
	5	OAM5_PRESENT_N	RO	Hi		
	4	OAM4_PRESENT_N	RO	Hi		
	3	OAM3_PRESENT_N	RO	Hi		

	2	OAM2_PRESENT_N	RO	Hi	
	1	OAM1_PRESENT_N	RO	Hi	
	0	OAM0_PRESENT_N	RO	Hi	
0x01	7	OAM7_THERMTRIP_N	RO	Hi	These pins indicate each OAM has catastrophic thermal event. Active low and latched by module until power recycle. These pins are output and function are similar with CATERR_N.
	6	OAM6_THERMTRIP_N	RO	Hi	
	5	OAM5_THERMTRIP_N	RO	Hi	
	4	OAM4_THERMTRIP_N	RO	Hi	
	3	OAM3_THERMTRIP_N	RO	Hi	
	2	OAM2_THERMTRIP_N	RO	Hi	
	1	OAM1_THERMTRIP_N	RO	Hi	
	0	OAM0_THERMTRIP_N	RO	Hi	
0x00	7	CPLD_REVISION[7:0]	RO	8'h00	Current CPLD Revision.
	6				
	5				
	4				
	3				
	2				
	1				
	0				

Table 35 Primary CPLD I2C slave register map

6.4.5. Reserved PERST for Multi-host

Reserved "SW[3:0]_PE_RESET_N" signals for future.

6.5. Block Diagram of UBB Secondary CPLD

The UBB on-board secondary CPLD provide the following debug function.

- The CPLD connects with both High and low voltage JTAG connection for OAM internal debug and ROM flash.
- The management device (ex BMC) remote debug through JTAG interface.
- UBB on-board implements a JTAG connector to CPLD for all OAM or individual OAM debug.
- All testing pin of OAM have connected to CPLD, the is reserved for flexible debug for other OAM signal usage.




Figure 22 Secondary CPLD Diagram

The above is the block diagram of the UBB secondary CPLD with features:

1. JTAG and debug present.

2. OAM test pins
3. I2C Slave.
4. JTAG multiplexer of OAM.

6.5.1. JTAG and debug present

This module is 1 to 8 buffer gate structures.

Receive an input signal and then fan out 8-way to the output.

The following is the true table.

Input	Fan Out
Debug_Present_N	OAM[7:0]_DEBUG_PORT_PRSNT_N

Table 36 JTAG debug present true table

6.5.2. OAM Test Pins

OAM test pins go to CPLD and gather to debug header for debug purpose. Below is pin list of these 14 test pins.

Signal	Module Direction POV	Description	Voltage	Required or Optional
OAM_TEST0	Output	Test pin	V _{ref}	Optional
OAM_TEST1	Output	Test pin	V _{ref}	Optional
OAM_TEST2	Output	Test pin	V _{ref}	Optional
OAM_TEST3	Output	Test pin	V _{ref}	Optional
OAM_TEST4	Output	Test pin	V _{ref}	Optional
OAM_TEST5	Input/Output	Test pin	V _{ref}	Optional
OAM_TEST6	Input/Output	Test pin	V _{ref}	Optional
OAM_TEST7	Input	Test pin	V _{ref}	Optional
OAM_TEST8	Output	Test pin	V _{ref}	Optional
OAM_TEST9	Output	Test pin	V _{ref}	Optional
OAM_TEST10	Output	Test pin	V _{ref}	Optional
OAM_TEST11	Input	Test pin	V _{ref}	Optional
OAM_TEST12	Output	Test pin	V _{ref}	Optional
OAM_TEST13	Output	Test pin	V _{ref}	Optional
OAM_TEST14	Output	Test pin	V _{ref}	Optional

Table 37 OAM test pins definition

6.5.3. I2C Slave of Secondary CPLD

The UBB secondary CPLD has a user I2C slave which is a 3.3V base to provide BMC read/write path to CPLD.

The specification of the user I2C slave is as follows.

I2C Slave Address	7Bit[0x34]
I2C Bus Performance	400KHz
I2C Port	PT20C(SCL) PT20D(SDA)
Port Hysteresis	450mV

Table 38 Secondary CPLD I2C Slave spec

To be updated for the register map of I2C slave.

6.5.4. JTAG Multiplexer of OAM

This module provides BMC control the multiplexer for connecting which OAM.

The following is the true table of the JTAG multiplexer.

Source Selection	
DBG_PRSNT_N	Result
1'b1	BMC_JTAG
1'b0	DBG_JTAG

Table 39 JTAG multiplexer True Table

Terminal Selection	
SEL[3:0]	Result
4'hF	Connect to OAM7_H_JTAG
4'hE	Connect to OAM6_H_JTAG
4'hD	Connect to OAM5_H_JTAG
4'hC	Connect to OAM4_H_JTAG
4'hB	Connect to OAM3_H_JTAG
4'hA	Connect to OAM2_H_JTAG
4'h9	Connect to OAM1_H_JTAG
4'h8	Connect to OAM0_H_JTAG
4'h7	Connect to OAM7_L_JTAG
4'h6	Connect to OAM6_L_JTAG

4'h5	Connect to OAM5_L_JTAG
4'h4	Connect to OAM4_L_JTAG
4'h3	Connect to OAM3_L_JTAG
4'h2	Connect to OAM2_L_JTAG
4'h1	Connect to OAM1_L_JTAG
4'h0	Connect to OAM0_L_JTAG

Table 40 JTAG multiplexer terminal Selection

6.5.5. CPLD Pin list

Primary CPLD pin list

Signal	Module Direction n POV	Description	Voltage	Required or Optional	Total Single Pins
VCCIO_3V3	Power input	Vcc power of CPLD	3.3V	Required	23
VCCIO_1V8	Power input	Vcc power of CPLD	1.8V	Required	2
OAM[7:0]_PE_BIF_0	Input	x16 Host Interface Bifurcation Configuration. This output of the module informs the host if it needs to bifurcate the PCIe interface to the module. 00 = one x16 PCIe host interface 01 = bifurcation into two x8 PCIe host interfaces 10 = bifurcation into four x4 PCIe host interfaces 11 = reserved" Tied to GND on module for logic 0, leave open on module for logic 1; pull up on baseboard	Vref(OAM)	Required	8
OAM[7:0]_PE_BIF_1	Input	x16 Host Interface Bifurcation Configuration. This output of the module informs the host if it needs to bifurcate the PCIe interface to the module. 00 = one x16 PCIe host interface 01 = bifurcation into two x8 PCIe host interfaces	Vref(OAM)	Required	8

		10 = bifurcation into four x4 PCIe host interfaces 11 = reserved" Tied to GND on module for logic 0, leave open on module for logic 1; pull up on baseboard			
OAM[7:0]_PLINK_C_AP	Input	"P" Port Module Capability support: '0' = PCIe only support '1' = Alternate protocol supported The host system requests an alternate host link protocol by pulling up LINK_CONFIG[0] and the Module informs the system of protocol support on the "P" link via this pin. If the module only supports PCIe as host, this signal is grounded on the module.	Vref(OAM)	Required	8
OAM[7:0]_PRESEN_T_N	Input	Module present pin. Tied to GND on module side	GND	Required	8
RETMR[15:0]_PERS_T_N	Output	Retimer PERST	3.3V	Required	16
FM_QSFP_OAM_M_ODPRS_N	Output	QSFP-DD Connector Module Present	Vref(OAM)	Option	8
CPLD_FW_TCK	Output	JTAG Test Clock of CPLD	3.3V	Required	1
CPLD_FW_TDI	Output	JTAG Test Input of CPLD	3.3V	Required	1
CPLD_FW_TDO	Input	JTAG Test Output of CPLD	3.3V	Required	1
CPLD_FW_TMS	Output	JTAG Test Mode Select of CPLD	3.3V	Required	1
I2C_CPLD_SCL	Input	Slave I2C clock	3.3V	Required	2
I2C_CPLD_SDA	IO	Slave I2C data	3.3V	Required	2
JTAG_HOOKO	Output	Debug pin	1.8V	Required	1
PWR_BTN_N	Input	System power bottom	3.3V	Required	1
CLKS_DEV_EN	Output	CLK Buffer and CLK gen CKPWRGD	3.3V	Required	3
CLKS_OE_N	Output	CLK Buffer and CLK gen output enable	3.3V	Required	3
BOARD_ID	Input	Board ID of UBB	3.3V	Required	2
SKU_ID	Input	SKU ID of UBB	3.3V	Required	2
RSV_BMC_PRI_CPLD[15:0]	IO	RSVD	3.3V	Option	16

OAM[7:0]_THERMT RIP_N	Input	Catastrophic thermal event for module components. Active low and latched by the Module logic. Released when the motherboard power cycles the module input voltages	3.3V	Option	8
OAM[7:0]_PWRBR K_N	Output	Emergency power reduction. CEM Compliant Power Break	3.3V	Required	8
OAM_PWRBRK_N	Input	BMC to CPLD GPU Emergency power reduction	3.3V	Required	1
HOST[3:0]_WARM_ RST_N	Input	BMC to CPLD Warm reset	3.3V	Required	4
HOST_PERST_N	Input	BMC to CPLD PERST	3.3V	Required	1
I2C_CPLD_AUX_AL ERT_N	Input	Temperature Sensor Alert	3.3V	Required	1
FM_P12V_[7:0]_EN _R	Output	Efuse enable pin	3.3V	Required	8
OAM[7:0]_HOST_P WRGD	Output	Host power good. Active high when P48V, P12V1/P12V2, P3V3 voltages are stable and within specifications. This is considered the “Power Enable” signal for the module.	3.3V	Required	8
OAM[7:0]_MODUL E_PWRGD	Input	Module power good. Active high when the module has completed its own power up sequence and is ready for PERST# de-assertion	3.3V	Required	8
PWRGD_P12V_[7:0]_PG	Input	Efuse PWRGOOD pin	3.3V	Required	8
PWRGD_P1V1_[3:0]	Input	VR IC PWRGOOD pin	3.3V	Required	4
PWRGD_P1V8	Input	VR IC PWRGOOD pin	3.3V	Required	1
PWRGD_P3V3_OA M	Input	VR IC PWRGOOD pin	3.3V	Required	1
PWRGD_P3V3_QSF PDD	Input	VR IC PWRGOOD pin	3.3V	Required	1
VR_P1V1_[3:0]_EN	Output	VR IC enable pin	3.3V	Required	4
FM_P1V8_EN	Output	VR IC enable pin	3.3V	Required	1
FM_VR_P3V3_OA M_EN	Output	VR IC enable pin	3.3V	Required	1
FM_VR_P3V3_QSF PDD_EN	Output	VR IC enable pin	3.3V	Required	1

OAM[7:0]_WARMR_ST_N	Output	Warm Reset	Vref(OAM)	Option	8
OAM[7:0]_PERST_N	Output	CEM Compliant PCIe Reset	3.3V	Required	8
OAM_PCA9548_RESET_N	Output	I2C Switch Reset	3.3V	Required	1
VR_PCA9548_RESET_N	Output	I2C Switch Reset	3.3V	Required	1
SW[0:3]_PE_RESET_N	Output	PCIe Switch Reset	3.3V	Required	4
OAM[0:7]_FW_RESET_N	Input	On board manageability boot recovery mode 1: Normal operation 0: Firmware Recovery boot mode	3.3V	Required	8
CLK_50M_CPLD1	Input	Clock input pin	3.3V	Option	1
PRI_CPLD_DONE	Input	Programming pin (Reserved.)	3.3V	Option	1
PRI_CPLD_INITN	Input	Programming pin (Reserved.)	3.3V	Option	1
PRI_CPLD_JTAGEN	Input	Programming pin (Reserved.)	3.3V	Option	1
PRI_CPLD_PROGRAM	Input	Programming pin (Reserved.)	3.3V	Option	1
PRI_CPLD_SN	Input	Programming pin , Usage instead of the HWRST.	3.3V	Required	1

Table 41 Primary CPLD pin list

Secondary CPLD pin list

Signal	Module Direction POV	Description	Voltage	Required or Optional	Total Single Pins
JTAG_OAM_HV_TC K[7:0]	Output	High Voltage JTAG Test Clock	3.3V	Required	8
JTAG_OAM_HV_TD I[7:0]	Output	High Voltage JTAG Test Input	3.3V	Required	8
JTAG_OAM_HV_TD O[7:0]	Input	High Voltage JTAG Test Output	3.3V	Required	8
JTAG_OAM_HV_T MS[7:0]	Output	High Voltage JTAG Test Mode Select	3.3V	Required	8
JTAG_OAM_HV_RST ST[7:0]	Output	High Voltage JTAG Test Reset	3.3V	Required	8
JTAG_OAM_LV_H_TCK [7:0]	Output	Low Voltage JTAG Test Clock	3.3V	Required	8
JTAG_OAM_LV_L_TCK [7:0]	Output	Low Voltage JTAG Test Clock	1.8V	Required	8

JTAG_OAM_LV_TD_I[7:0]	Output	Low Voltage JTAG Test Input	1.8V	Required	8
JTAG_OAM_LV_TD_O[7:0]	Input	Low Voltage JTAG Test Output	1.8V	Required	8
JTAG_OAM_LV_T_MS[7:0]	Output	Low Voltage JTAG Test Mode Selec	1.8V	Required	8
JTAG_OAM_LV_H_TRST [7:0]	Output	Low Voltage JTAG Test Reset	3.3V	Required	8
JTAG_OAM_LV_L_TRST [7:0]	Output	Low Voltage JTAG Test Reset	1.8V	Required	8
OAM_DEBUG_POR_T_PRSNT_N[7:0]	Output	Presence signal for debug port in motherboard. Notifies logic in the module the debug access is being used by the motherboard debug connector. Debug port on baseboard present when logic low	GND	Required	8
VCCIO_3V3	Power input	Vcc power of CPLD	3.3V	Required	13
VCCIO_1V8	Power input	Vcc power of CPLD	1.8V	Required	12
CPLD_FW_TCK	Output	JTAG Test Clock of CPLD	3.3V	Required	1
CPLD_FW_TDI	Output	JTAG Test Input of CPLD	3.3V	Required	1
CPLD_FW_TDO	Input	JTAG Test Output of CPLD	3.3V	Required	1
CPLD_FW_TMS	Output	JTAG Test Mode Selec of CPLD	3.3V	Required	1
JTAG_TCK	Output	JTAG Test Clock of CPLD	1.8V	Required	1
JTAG_TDI	Output	JTAG Test Input of CPLD	1.8V	Required	1
JTAG_TDO	Input	JTAG Test Output of CPLD	1.8V	Required	1
JTAG_TMS	Output	JTAG Test Mode Selec of CPLD	1.8V	Required	1
JTAG_TRST	Output	JTAG Test Reset of CPLD	1.8V	Required	1
JTAG_BMC_OAM_TDO	Output	OAM Debug from BMC	3.3V	Required	1
JTAG_BMC_OAM_TDI	Input	OAM Debug from BMC	3.3V	Required	1
JTAG_BMC_OAM_TMS	Output	OAM Debug from BMC	3.3V	Required	1
JTAG_BMC_OAM_TRST	Output	OAM Debug from BMC	3.3V	Required	1
OAM0_TEST[14:0]	IO	OAM0 test pin	Vref(OA M)	Option	15

OAM1_TEST[14:0]	IO	OAM1 test pin	Vref(OA M)	Option	15
OAM2_TEST[14:0]	IO	OAM2 test pin	Vref(OA M)	Option	15
OAM3_TEST[14:0]	IO	OAM3 test pin	Vref(OA M)	Option	15
OAM4_TEST[14:0]	IO	OAM4 test pin	Vref(OA M)	Option	15
OAM5_TEST[14:0]	IO	OAM5 test pin	Vref(OA M)	Option	15
OAM6_TEST[14:0]	IO	OAM6 test pin	Vref(OA M)	Option	15
OAM7_TEST[14:0]	IO	OAM7 test pin	Vref(OA M)	Option	15
DEBUG_OAM_TES T_[14:0]	IO	OAM for JTAG test pin	1.8V	Option	15
RSV_BMC_SEC_CPLD[3:0]	IO	RSVD	3.3V	Option	4
XDP_PRESENT_N	Input	XDP PRSNT pin	3.3V	Required	1
I2C_CPLD_TEMP_A UX_SCL	Input	Slave I2C clock	3.3V	Required	1
I2C_CPLD_TEMP_A UX_SDA	IO	Slave I2C data	3.3V	Required	1
BMC_JTAG_SELECT [0:3]	Input	BMC JTAG Select pin	3.3V	Option	4
JTAG_HOOK6	Input	Debug pin	1.8V	Required	1
JTAG_HOOK7	Output	Debug pin	1.8V	Required	1
SEC_CPLD_PROGR AM	Input	Programming pin (Reserved.)	3.3V	Option	1
SEC_CPLD_SN	Input	Programming pin (Reserved.)	3.3V	Option	1

Table 42 Secondary CPLD pin list

6.6. Host retimer

To be updated.

6.7. PHY retimer

TBD

7. Interconnect Topology

Universal baseboard supports 8 OAMs and can support different topologies described in OCP Accelerator Design specification v1.0* session 9. In this session we will describe two reference interconnect topologies that used in our UBB reference boards.

(http://files.opencompute.org/oc/public.php?service=files&t=938c61e5b1d3c5c2b5c33f95525b1412&download&path=/OCP%20Accelerator%20Module%20Design%20Specification_v1p0.pdf)

7.1. Module ID

There are 5 module ID pins defined in OAM specification. UBB sets these pins based on below figure: reference to Section6 for details.

OAM	Module ID
OAM0	00000
OAM1	00001
OAM2	00010
OAM3	00011
OAM4	00100
OAM5	00101
OAM6	00110
OAM7	00111

Table 43 UBB OAM module IDs

7.2. LINK_CONFIG ID

Link_config ID pins are defined in OCP Accelerator Module Design Specification section 9.3. The 5 link configuration strapping bits are pulled up on modules that use them. These bits are strapped to ground on the UBB baseboard to select logic 0, or left floating on the baseboard to select logic 1. Some accelerators use these LINK_CONFIG[4:0] strapping bits to determine the interconnect topology for the links between modules and to determine the protocol of the “P” Link. UBB should set the Link_Config ID based on the table defined in OAM spec.

Also refer to Section6 for details.

LINK_CONFIG[4:0]	Definition
00000	Reserved for Accelerator Test use by Accelerator Vendor.
xxxx0 (except for 00000)	Indicates the “P” link is PCIe
01000	6 link HMC, 4 link HMC, and two 3 link fully connected quads as connected in Figure 41.
00100	6 x16 almost fully connected
01010	4 or 6 x8 link HMC, 7x8 links fully connected, and two 3 x8 link fully connected quads as connected in Figure 48.

01100	8 link HMC as in Figure 45.
xxxx1 (except for 11111)	Indicates the “P” link is an alternate protocol other than PCIe.

Table 44 LINK_CONFIG[4:0] Encoding Definitions

*This table is copied from OAM spec v1.0. Encodings not listed in the table below are currently undefined in OAM spec v1.0. Please refer to latest OAM spec (<https://www.opencompute.org/wiki/Server/OAI>) to get the latest Link_config definitions.




Figure 23 LINK_CONFIG ID

7.3. Combined Fully Connected and 6-port Hybrid Cube Mesh Topology

For fully connect with expansion consideration, the UBB link is routed as X8(1st X8 of each port, 1L-7L), leaving 2nd X8 of each SerDes port for expansion or embedding other topology. Here is 8 port HCM UBB reference board 7X8 fully connected topology combined with 6X8 hybrid cube mesh topology (X8 FC + X8 6 port HCM):




Figure 24 Combined FC/HCM Topology

Link > Port 1,4,6,7 has total 16 lanes and Link > Port 2,3,5 has total 8 lanes in Figure 49:

- Fully connected: 7 x8 links using port 1-7 first X8(1L-7L);
- 2nd half of port 1s(1H) are connected to QSFP-DD for expansion to (scale out);
- 6 port HCM: all 6 ports are in connector 1 only. X16 link for port 4/6, X8 link(5L) for port 5 and 2nd half of port 7(7H)

Below figure shows the detail port mapping and routing guide:




Figure 25 Detail port mapping and routing guidance

Port 4/6(both 4L/6L and 4H/6H), port 5L, 7H are used for 6X8 HCM. This is how it's embedded to this combined topology:




Figure 26 Embedded HCM Topology

7.4. 8-port Hybrid Cube Mesh Topology

The Figure below shows 8 port HCM(Hybrid Cube Mesh) topology of 8 modules in a UBB. Please follow port mapping to design OAM in order to be able to fit in the universal OAM baseboard. Port 4/6 are connected through QSFP-DD cables for single 8 module system. These QSFP-DD cables can also be used for expansion (scale out).




Figure 27 8-port Hybrid Cube Mesh Topology

- links HCM using links: 1, 2, 3, 4, 5, 6, 7
- SerDes Port 2, 3, 4, 5, 6, 7 are x8 lanes
- SerDes Port 1 is x16 (2 x8) lanes
- 1L – SerDes 1 Lower 8-bit, 1H – SerDes 2 Upper 8-bit
- Links: 4, 6 (OAM #1, #2, #5 and #6) are using for OAI extending.

And here is routing suggestion: total 4 layer, two layers for TX, two layers for RX. Port 4/6 are connected through cables.




Figure 28 8-port HCM topology routing guide

7.5. UBB Reference boards

System providers Inspur, HyveDesignSolutions, ZT systems/Inventec designed the first two UBB reference boards: combined FC(Full connected) + 6 link HCM and 8 link HCM (Hybrid Cube Mesh) with different OAM Mezz connector orientation and hence different OAM heatsink orientation, too. Refer to Mechanical portion in chapter8 for detail Mezz orientation definition.




Figure 29 UBB Key Parts Placement-FC Topology




Figure 30 UBB Key Parts Placement-HCM Topology

7.6. UBB silkscreen

TBD

8. Mechanical Specification

8.1. Board dimension

Board dimension is limited to 585mm x 417mm x 3.2mm (L x W x T). The handle design and interface for the UBB assembly is not defined in this specification, and may be customized as needed. The outline of the board is fixed as shown in the drawings, and may not be altered or customized.



Figure 31 UBB board dimension




Figure 32 UBB board side and Top views

8.2. Required Components

8.2.1. OAM Placement / Molex Connectors

There are two different topologies with different connector orientations. The figures below highlight connector numbers and pin 1 locations to distinguish the two architectures.

FC (Fully connected)




Figure 33 OAM Molex Mezz connector pin1 orientation_FC

HCM (Hybrid Cube Mesh) connection




Figure 34 OAM Molex Mezz connector pin1 orientation_HCM

8.2.2. I/O Connectors

There are eight x8 QSFP-DD for multi system scale out. Two Micro USB connectors are also exposed from the UBB to the exterior of the chassis for debug

Item	Vendors	Model number	Descriptions	Qty
1	Amphenol	UE36-A1070-3000T	QSFP-DD Connector	8
2	Amphenol	UE36-B16221-06A5A	QSFP-DD Cage	8
3	Molex	105017-0001	Micro USB Connector	2

Table 45 UBB IO connectors




Figure 35 UBB Front IOs

High speed and Power Conenctor

Item	Vendors	Model number	Descriptions	Qty
1	Amphenol	10131762-101LF	High Density Connector	8
2	Amphenol	10037909-101LF	Guide Pin	4
3	Amphenol	10028917-001LF	54V Connector	4
4	Amphenol	JX410-51352	12V Connector	2

Table 46 High speed and Power Conenctor




Figure 36 UBB high speed and power connectors to HIB

8.2.3. Screw Mounting Holes

Screw hole sizes and locations are defined. 3D files can be found on the OCP-OAI wiki.

Mounting holes to UBB tray

There are 17 screw holes to fix UBB assy to UBB tray.




Figure 37 mounting holes

Through holes for OAMs

There are 32 through holes for OAMs screwing down to stiffener.




Figure 38 OAM through holes

Mounting holes for bolster

There are 2 guide holes to align UBB and bolster first, then 6 mounting holes used for fastening UBB with bolster.




Figure 39 Mounting holes for bolster

8.2.4. ECAD and Keepout Zones

Below are required keep-outs of component side (top). Detail mechanical drawings will be available from the OCP OAI/UBB contribution package.




Figure 40 Component side keep-outs

Below is solder side keep-out (bottom). Solder side keep-out varies with stiffener design. The figure shown is for reference only.




Figure 41 Bottom side keep-outs

8.3. Recommended Components

8.3.1. Air Baffle Holes




Figure 42 Air Baffle mounting holes

Hole sizes and locations are recommended and may be customized for individual needs. The presence of an air baffle in the system is highly recommended, and reference designs are available as part of the 3D package.

8.3.2. UBB Handles

Southco handle (PN: P8-99-236)




Figure 43 Reference UBB handle

UBB handles are intended for ease of assembly of the baseboard into the system. It is not intended to be used to lift the chassis in its entirety. The presence of these handles is highly recommended, although the exact size and type may be customized as part of the system design.

8.4. Assembly




Figure 44 UBB assembly dwg

8.4.1. Screw Torque

Thread Type	Kgf-cm
M3.5	9
#6-32	9
M4	14

Table 47 Screw size and torque spec

8.4.2. Bolster Plate

OAM module, handle with UBB board can be mounted to bolster via mounting screws.

thickness: 4 mm

material: Aluminum alloy

Mounting standoff: #6-32, M3.5 and M4 threaded




Figure 45 Bolster plate reference design

8.4.3. Mylar

Mylar insulators are located between the top and bottom bolster and UBB surface

thickness: 0.25 mm

material: PC1870A




Figure 46 UBB mylar

9. Thermal and Cooling Specification

9.1. Environmental Conditions

To meet the thermal reliability requirement, the thermal and cooling solution should dissipate heat from the components when the components on UBB are operating at their thermal design power. The UBB module should be able to operate in the following environmental conditions without any throttling or thermal issues:

- Ambient temperature: 5°C to 35 °C
- Board surface approach temperature: 10°C to 55 °C
- Altitude: sea level to 3000 ft, without temperature deration
- Relative Humidity: 20% to 90%

Cold boot temperature: module should be able to boot and operate at an initial temperature of 10°C

In addition, the UBB should be able to remain unaffected at non-operational storage temperature range of -20°C to 85°C.




Figure 47 Module Operation Ambient Temperature

9.2. Air Flow Direction

The UBB is designed to operate at two different airflow directions which are:

1. QSFP connectors to OAMs to High Density Connectors
2. High Density Connectors to OAMs to QSFP Connectors

If the UBB is placed in airflow direction 1, the downstream components behind UBB might become thermally critical; if the UBB is placed in airflow direction 2, the QSFP connectors might become thermally critical.




Figure 48 UBB at different airflow directions

9.3. Keep Out Zone

The heatsink manufacturing process such as diecasting and punching may have the tolerance lower than 0.3mm for contour, so for the stack up tolerance, it is recommended that to keep things out from the heatsink boundary at least 1mm away and preventing to place anything higher than the OAM chipset module to keep the heatsink In/Outlet flow area fluently.




Figure 49 UBB heatsink recommended airflow area keep out

Extrude w/ push pin heatsink for small chips, the tolerance will be about $\pm 0.3\text{mm}$, it is recommended to follow the 1mm keep out and the height limit need to make sure everything under the heatsink lower than the chipset height, preventing to cover the area over heatsink for better assembly space and cooling.




Figure 50 small heatsink keep out

9.4. Temperature Report

9.4.1. Temperature Sensors

Local ambient sensor on UBB board for Air cooling control or protecting shutdown, there are 6 sensors location for reference to monitoring the upstream and downstream flow, may base on the system requirement to choose the sensor location and quantity, sensors need to support both UBB downstream and upstream placement. And main inlet temperature sensor requirement is better to keep accuracy in $\pm 3^\circ\text{C}$, the encountered accuracy is generally better than this. This inlet sensor should locate at the front end of the UBB board.




Figure 51 Ambient Temperature Sensor Map

If any sensitivity components cannot feedback itself, then will need an extra sensor nearby to ensure the location can reflect needs of the area of the system want to protect. They shall be placed as required to provide adequate protection for each major section of the system such as re-timer, QSFP and try to avoid power trace or something hot nearby. If the heat source cannot be avoided, the sensor must be inserted vertically.

The temperature sensor reading needs to be carefully calibrated for the operating temperature range specified in section 9.1, at different stress conditions. It's recommended to using 'standing' type temperature sensor instead of surface mounted type, and keep significant distance from heat sources, to avoid impact from adjacent heating.

9.5. Thermal Recommendation

9.5.1. Airflow Budget

It is recommended that the UBB module operate with full performance should be at or lower than airflow/power ratio of 0.145 CFM/W with ambient temperature 35°C at sea level. This is equivalent to an inlet/outlet air temperature increase 12.5°C or higher to keep the exhaust air temperature below the 55°C common PCIe spec.

- For operation at altitude, the same air temperature difference of 12.5°C or higher is recommended.
- QSFP-DD cage heatsink Rca need to be lower than 1.1°C /W when it locates at downstream with 13Watts dissipation and these QSFP won't affect the airflow temperature much.




Figure 52 CFM per Watt definition for UBB

9.5.2. Reference Heatsink Design




Figure 53 Thermal resistance and air pressure drop of UBB based on reference OAM Heatsink

Based on the OAM reference heatsink, the thermal resistance of the rear row OAM Tcase and the airflow pressure drop across the UBB are shown in Figure 9-7,9-8. Noted that the thermal resistance is calculated based on case temperature of the rear row (downstream) OAM, single OAM power, UBB total airflow rate and approach air temperature to the UBB front row.

$$R_{ca} = \frac{T_{case_rear_row_OAM} - T_{UBB_LA}}{P_{singleOAM}}$$

When the heatsink design fixed, the target Rca data can combine with the basic thermal capacitance calculation to roughly estimate the front row heatsink outlet temperature. May use this temperature outlet as rear row heatsinks inlet local ambient, and the Tcase and OAM Power input could refer to the chipset spec, and these parameters may find out the reference flow rate which system needed as the following equations.

$$T_{case_rear_row_OAM} = T_{UBB_{inlet}} + \frac{4 \times P_{singleOAM}}{0.52 \times CFM} + P_{singleOAM} \times R_{heatsink}$$

Or

$$R_{heatsink_target} = \frac{T_{case_rear_row_OAM_target} - T_{UBB_{inlet}} - \frac{4 \times P_{singleOAM}}{0.52 \times CFM}}{P_{singleOAM}}$$

We recommend supplying airflow higher than 460CFM through the UBB to support the cooling of 400W OAMs at 35°C and sea-level. Cooling performance of the OAM reference heatsinks will start saturating beyond 500CFM (125CFM per heatsink). The performance of air-cooled heatsinks will become a limiting factor for higher approach air temperature or higher OAM power.




Figure 54 Thermal resistance of single OAM Reference Heatsink

9.5.3. Reference Liquid Cooling Design

A reference liquid cooling design for UBB is demonstrated in Figure 9-9. Coldplates cover the OAMs and the remaining components on UBB can be either air cooled or liquid cooled with extra coolant loops. The coolant supply to the UBB is divided into 4 parallel loops, each with 2x OAM coldplates in serial, and converges into one master returning tube. The connectors interfacing with external coolant loops can be routed to different locations on the chassis, to match the rack level manifold design. This solution targets at supporting OAM power up to 500W, and potentially higher.





Figure 55 Reference Liquid Cooling Design for UBB

Noted that the cooling components and OAM in the reference design are just for concept demonstration and do not represent real solutions.

10. System Management

10.1. UBB I2C Topology



10.2. Sensors and Events

SEL Definition List

Term	Full Name
LNC	Lower non-recoverable
LC	Lower Critical (Critical low)
LNC	Lower Non-Critical
UNC	Upper Non-critical
UC	Upper Critical
UNR	Upper non-Recoverable
A	Assertion
D	De-assertion

S	Settable (Threshold sensor only)
R	Readable

Sensor Name	Slave Addr.	Event/Reading Type	Event Triggers	Sensor Unit Type code
OAM_TEMP_0	** Define by OAM vendor.	Threshold – 01h	9h: Upper critical going high (A, D, S, R) 2h: Lower critical going low (A, D, S, R)	Degree C
OAM_TEMP_1			A=2204 D=2204 R=1212	01h
OAM_TEMP_2				
OAM_TEMP_3				
OAM_TEMP_4				
OAM_TEMP_5				
OAM_TEMP_6				
OAM_TEMP_7				
OAM_PWR_0	** Define by OAM vendor.	Threshold – 01h	9h: Upper critical going high (A, D, S, R)	Watts
OAM_PWR_1			A=200 D=2200 R=1010	06h
OAM_PWR_2				
OAM_PWR_3				
OAM_PWR_4				
OAM_PWR_5				
OAM_PWR_6				
OAM_PWR_7				
OAM_PRSNT_0	0x80 CPLD	Discrete – 08h	0h: Device Absent 1h: Device Present <Event Only Type>	Unspecified
OAM_PRSNT_1				00h
OAM_PRSNT_2				
OAM_PRSNT_3				

OAM_PRSNT_4				
OAM_PRSNT_5				
OAM_PRSNT_6				
OAM_PRSNT_7				
OAM_THERMTRIP_0	0x80 CPLD	Discrete – 03h	0h: State Deasserted 1h: State Asserted <Event Only Type>	Discrete 00h
OAM_THERMTRIP_1				
OAM_THERMTRIP_2				
OAM_THERMTRIP_3				
OAM_THERMTRIP_4				
OAM_THERMTRIP_5				
OAM_THERMTRIP_6				
OAM_THERMTRIP_7				
HSC_P12V_VIN_0	0x80 HSC	Threshold – 01h	9h: Upper critical going high (A, D, S, R) 2h: Lower critical going low (A, D, S, R) A=2204 D=2204 R=1212	Volt 04h
HSC_P12V_VIN_1				
HSC_P12V_VIN_2				
HSC_P12V_VIN_3				
HSC_P12V_VIN_4				
HSC_P12V_VIN_5				
HSC_P12V_VIN_6				
HSC_P12V_VIN_7				
HSC_P12V_VOUT_0	0x80 HSC	Threshold – 01h	9h: Upper critical going high (A, D, S, R) 2h: Lower critical going low (A, D, S, R)	Volt 04h
HSC_P12V_VOUT_1				
HSC_P12V_VOUT_2				
HSC_P12V_VOUT_3				
HSC_P12V_VOUT_4				

HSC_P12V_VOUT_5			A=2204 D=2204 R=1212	
HSC_P12V_VOUT_6				
HSC_P12V_VOUT_7				
HSC_P12V_IOUT_0	0x80 HSC	Threshold – 01h	9h: Upper critical going high (A, D, S, R)	Amps
HSC_P12V_IOUT_1				05h
HSC_P12V_IOUT_2				
HSC_P12V_IOUT_3			A=200 D=2200 R=1010	
HSC_P12V_IOUT_4				
HSC_P12V_IOUT_5				
HSC_P12V_IOUT_6				
HSC_P12V_IOUT_7				
HSC_P12V_PIN_0	0x80 HSC	Threshold – 01h	9h: Upper critical going high (A, D, S, R)	Watts
HSC_P12V_PIN_1				06h
HSC_P12V_PIN_2				
HSC_P12V_PIN_3			A=200 D=2200 R=1010	
HSC_P12V_PIN_4				
HSC_P12V_PIN_5				
HSC_P12V_PIN_6				
HSC_P12V_PIN_7				
HSC_P12V_STS_0	0x80 HSC	Sensor Specific - 6Fh	1h: Power Supply Failure detected (A, D, R).	Unspecified
HSC_P12V_STS_1				ooh
HSC_P12V_STS_2				
HSC_P12V_STS_3			2h: Predictive Failure (A, D, R)	
HSC_P12V_STS_4				
HSC_P12V_STS_5				

HSC_P12V_STS_6			A=0006 D=0006 R=0006	
HSC_P12V_STS_7				
TEMP_INLET_0	0x90	Threshold – 01h	9h: Upper critical going high (A, D, S, R)	Degree C
TEMP_INLET_1	0x92			01h
TEMP_OUTLET_0			2h: Lower critical going low (A, D, S, R)	
TEMP_OUTLET_1				
			A=2204 D=2204 R=1212	

10.3. UBB FRU Format

There're 2 FRU EEPROM in UBB board. FRU 0 is dedicated for BMC, and FRU 1 is shared with BMC and OAM #0. See next section for the FRU access mechanism.

FRU 0 and FRU1 are identical which contains both standard IPMI standard FRU format and UBB OAM FRU. See below 2 pictures for the relationship of FRU 0 and FRU 1.





Figure 56 FRU diagram

**Figure 57 FRU0 and FRU1****IPMI standard FRU format:** (offset 2000h)

IPMI standard FRU value is defined by ODM.

Field Name	Value
Board Mfg. Date	Example: “Fri Oct 11 05:58:00 2019”
Board Mfg.	Example: “HyveDesingSolutions” “ZT Systems” “Inspur”
Board Product	“OAI-UBB”
Board Serial	Defined by ODM.
Board Part Number	Defined by ODM.
Board Custom Info 1 for UBB type	String type of following: “3/4/6 Links HCM” “8 Links HCM” “FC” “FC+6 Links HCM”
Board Custom Info 2 for version	Example: “v1.00”

Table 48 FRU content-standard IPMI

UBB OAM FRU format: (offset 0h)

Address (Hex)		Description	
000	UBB Type	Refer to OAM LINK_CONFIG Spec	8'b00001010 – 3/4/6 Links HCM 8'b00001100 – 8 Links HCM 8'b00001110 – FC 8'b00001111 – FC+6 Links HCM 8'b0000xxxx0 – Custom?
001	UBB Revision	Board Revision	8'bx
002	UBB SerDes width	OAM SerDes interconnect bus width	8'b00 – 2 bits 8'b01 – 4 bits 8'b10 – 8 bits
003	Number of OAM section	Total number of OAM section, for example OAM#0 to OAM#1 data is on 010h to 01Fh, total 16 bytes.	
004– 00E		RESERVED	
00F	Zero-checksum	Zero-checksum for header, offset 0h to Eh, total 15 bytes.	
010	OAM#0 to OAM#1 SerDes Ports Mapping 1	OAM#0 to OAM#1 SerDes Port Mapping (lower 8 bits)	Ex. If OAM#0 SerDes port 1 and 5 connected to OAM#1, then the setting is 8'b00010001
011	OAM#0 to OAM#1 SerDes Ports Mapping 2	OAM#0 to OAM#1 SerDes Port Mapping (upper 8 bits)	Ex. If OAM#0 SerDes port 2 and 4 connected to OAM#1, then the setting is 8'b00001010
012	OAM#0 Tx to OAM#1 Rx Lane Reversal 1	OAM#0 SerDes Tx Ports lane reversal in x8 (lower 8 bits)	Ex. If OAM#0 SerDes port 3 and 5 are lane reversal, then the setting is 8'b00010100
013	OAM#0 Tx to OAM#1 Rx Lane Reversal 2	OAM#0 SerDes Tx Ports lane reversal in x8 (upper 8 bits)	Ex. If OAM#0 SerDes port 1 and 7 are lane reversal, then the setting is 8'b01000001
014	OAM#0 Tx to OAM#1 Rx Polarity Inversion 1	OAM#0 SerDes Tx Ports polarity inversion in x8 (lower 8 bits)	Ex. If OAM#0 SerDes port 3 and 5 are polarity inversion, then the setting is 8'b00010100

015	OAM#0 Tx to OAM#1 Rx Polarity Inversion 2	OAM#0 SerDes Tx Ports polarity inversion in x8 (upper 8 bits)	Ex. If OAM#0 SerDes port 1 and 7 are polarity inversion, then the setting is 8'b01000001
016	OAM#0 Tx to OAM#1 Rx shortest trace length	OAM#0 Tx to OAM#1 Rx shortest trace length	Ex. 0.5 inches stepping. If the trace length is 2.5inches, then the setting is 8'b00000101 (5)
017	OAM#0 Tx to OAM#1 Rx longest trace length	OAM#0 Tx to OAM#1 Rx longest trace length	Ex. 0.5 inches stepping. If the trace length is 16.5inches, then the setting is 8'b00100001 (33)
018 – 01E	OAM#0 to OAM#1	Reserved	
01F	Zero-checksum	Zero-checksum for OAM section, for example 010h to 01Eh, total 15 bytes.	
020 – 02F	OAM#0 to OAM#2	Similar to OAM#0 to OAM#1 description	
030 – 03F	OAM#0 to OAM#3	Similar to OAM#0 to OAM#1 description	
040 – 04F	OAM#0 to OAM#4	Similar to OAM#0 to OAM#1 description	
050 – 05F	OAM#0 to OAM#5	Similar to OAM#0 to OAM#1 description	
060 – 06F	OAM#0 to OAM#6	Similar to OAM#0 to OAM#1 description	
070 – 07F	OAM#0 to OAM#7	Similar to OAM#0 to OAM#1 description	
080 – 08F	OAM#0 to External (QSFP- DD)	Similar to OAM#0 to OAM#1 description	
090 – 10F	OAM#1 to OAM#0 – 7 & Ext	Similar to OAM#0 to OAM#1 description	
110 – 18F	OAM#2 to OAM#0 – 7 & Ext	Similar to OAM#0 to OAM#1 description	
190 – 20F	OAM#3 to OAM#0 – 7 & Ext	Similar to OAM#0 to OAM#1 description	
210 – 28F	OAM#4 to OAM#0 – 7 & Ext	Similar to OAM#0 to OAM#1 description	
290 – 30F	OAM#5 to OAM#0 – 7 & Ext	Similar to OAM#0 to OAM#1 description	
310 – 38F	OAM#6 to OAM#0 – 7 & Ext	Similar to OAM#0 to OAM#1 description	
390 – 40F	OAM#7 to OAM#0 – 7 & Ext	Similar to OAM#0 to OAM#1 description	
410 – 48F	External 1(QSFP-DD) to OAM#1	TBD	

490 – 50F	External 2(QSFP-DD) to OAM#2	TBD	
510 – 58F	External 3(QSFP-DD) to OAM#5	TBD	
590 – 60F	External 4(QSFP-DD) to OAM#6	TBD	
610 – 7FF	Reserved	TBD	

Table 49 FRU content-OAM FRU

11. 54V/48V Safety Requirement

11.1. Pollution Degrees

Pollution degrees are classified as follows:

- Pollution degree 1.

No pollution or only dry, nonconductive pollution occurs. The pollution has no influence. (example: sealed or potted products).

- Pollution degree 2.

Normally only nonconductive pollution occurs. Occasionally a temporary conductivity caused by condensation must be expected (example: product used in typical office environment).

- Pollution degree 3.

Conductive pollution occurs, or dry, nonconductive pollution occurs that becomes conductive due to expected condensation (example: products used in heavy industrial environments that are typically exposed to pollution such as dust).

CREEPAGE DISTANCES in mm									
RMS Working Voltage up to and including V	1		2			3			
	Material Group								
	I	II	III	I	II	III	I	II	III
10	0.025	0.04	0.08	0.4	0.4	0.4	1.0	1.0	1.0
12.5	0.025	0.04	0.09	0.42	0.42	0.42	1.05	1.05	1.05
16	0.025	0.04	0.1	0.45	0.45	0.45	1.1	1.1	1.1
20	0.025	0.04	0.11	0.48	0.48	0.48	1.2	1.2	1.2
25	0.025	0.04	0.125	0.5	0.5	0.5	1.25	1.25	1.25
32	0.025	0.04	0.14	0.53	0.53	0.53	1.3	1.3	1.3
40	0.025	0.04	0.16	0.56	0.56	0.8	1.1	1.6	1.8
50	0.025	0.04	0.18	0.6	0.6	0.85	1.2	1.7	1.9
63	0.04	0.063	0.2	0.63	0.9	1.25	1.6	1.8	2.0

Table 50 Minimum creepage distances

11.2. Determination of minimum clearances

For equipment to be operated at more than 2000m above sea level, the minimum clearances should be multiplied by the factor give in IEC 60664-1.

Altitude (M)	Normal barometric pressure (kPa)	Multiplication factor for clearances
2000	80.0	1.00

3000	70.0	1.14
4000	62.0	1.29
5000	54.0	1.48
6000	47.0	1.70

Table 51 Altitude correction factors

11.3. Creepage and Clearance in Practice

Per OAM spec v1.0, the environmental requirements are operating altitude with no de-ratings

3048m (10000feet)- recommended as this is a Facebook spec and standard for Telco operation.

The clearance distance is about 2.58mm (2.0mm x 1.29) as below condition:

Pollution degree 3 and 63V: 2.0mm

Altitude 4000meter correction factor: 1.29

Please check your SAFETY certification vendor what testing must be added if the clearance can't meet pollution distance and altitude factory.

12. Acronyms

Acronym	Definition
ASIC	Application Specific Integrated Circuit
OAM	OCP Accelerator Module
BGA	Ball Grid Array
BMC	Baseboard Management Controller
TDP	Thermal Design Power
EDP	Excursion Design Power
GPU	Graphic Processing Unit
MPN	Manufacturing Part Number
DXF	Drawing eXchange Format
PCBA	Printed Circuit Board Assembly

13. Revision History

Revision	Date	Notes
v0.1	6/27/2019	First draft.
v0.4	10/23/2019	