Partial Width, Density Optimized HPM Form Factor (M-DNO) Base Specification

Part of the
Datacenter – Modular Hardware Systems (DC-MHS) Rev 1.0 Family
Version 1.0 Release Candidate 5
October 27, 2022
M-DNO Authors / Contributors:

**Dell, Inc:** Michael Gregoire, James Utz, Corey Hartman, Sandor Farkas, Shawn Dube, Walt Carver, Owen Kidd

**Google LLC:** Jim Levins, Siamak Tavallaei

**Intel Corporation:** Dirk Blevins, Todd Langley, Leslie Fitch, Brian Aspnes, Michael Kasper, Susan Yost, Dan Surratt

**Hewlett Packard Enterprise Company:** Rachid Kadri, Minh Nguyen, Vincent Nguyen

**Meta Platforms, Inc:** Todd Westhauser

**Microsoft Corporation:** Shane Kavanagh, Priscilla Lam, Mark Shaw

**Advanced Micro Devices, Inc:** Andrew Junkins, Greg Sellman, Paul Artman, Ravi Bingi

Note: For questions about this specification please contact Michael Gregoire (michael.gregoire@dell.com) and / or Dirk Blevins (dirk.blevins@intel.com). In addition, DC-MHS feedback may always be provided to the DC-MHS Core Team via the mailing list (dcmhs@opencompute.org).
Table of Contents

1. License ................................................................................................................................. 6
   1.1. Open Web Foundation (OWF) CLA ................................................................................. 6
35 1.2. Acknowledgements ........................................................................................................... 7

2. Version Table .......................................................................................................................... 8

3. Scope ...................................................................................................................................... 10
   3.1. Items Not In Scope of Specification .................................................................................. 10
   3.2. Typical OCP Sections Not Applicable ............................................................................. 10

4. Specification Compliance Table ............................................................................................ 11

5. Overview .................................................................................................................................. 12

6. DC-MHS Family of Specifications .......................................................................................... 13

7. Terminology ............................................................................................................................ 14

8. Background & Assumptions ..................................................................................................... 16
   8.1. Common Industry Platform Features Considered ............................................................. 16
   8.2. Architecture Specific Assumptions ................................................................................... 17

9. HPM Layout ............................................................................................................................ 19

10. Mechanical Requirements ..................................................................................................... 22
   10.1. HPM Outlines .................................................................................................................. 22
   10.2. Board Datum and Mounting Hole Information ................................................................. 25
   10.3. Secondary Side Zones and Height Restrictions ................................................................. 30
       10.3.1. Zone 1: Secondary Side Height Restriction ................................................................. 30
       10.3.2. Zone 2: Chassis to HPM Bracket (Board Pan) KOZ Requirements ......................... 30
       10.3.3. Zone 3: HPM Secondary Support Requirements ....................................................... 35
       10.3.4. Zone 4: CPU Backing Plate Requirements ................................................................. 36
   10.4. HPM Board and Assembly Thickness ............................................................................. 37
   10.5. HPM to Chassis Retention Mounting .............................................................................. 39
   10.6. HPM Handle Hole ........................................................................................................... 41
   10.7. OCP NIC R3 and DC-SCM R2 at Near Edge Locations ................................................ 43
   10.8. Platform Infrastructure Connector Placement ................................................................. 44
   10.9. Near Side IO Connectors .................................................................................................. 47
       10.9.1. Cabled Near Side IO Connectors .............................................................................. 47
       10.9.2. Fixed Riser Connector Locations .............................................................................. 48
   10.10. Far Side IO Connectors ................................................................................................. 50
<table>
<thead>
<tr>
<th>Number</th>
<th>Figure Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>M-DNO HPM with multi-node interface board</td>
<td>16</td>
</tr>
<tr>
<td>2</td>
<td>M-DNO Board Type Layout Overview</td>
<td>19</td>
</tr>
<tr>
<td>3</td>
<td>Near and Far Terminology Example</td>
<td>20</td>
</tr>
<tr>
<td>4</td>
<td>M-DNO Type Interop Goals</td>
<td>21</td>
</tr>
<tr>
<td>5</td>
<td>Type 2 HPM Outline</td>
<td>23</td>
</tr>
<tr>
<td>6</td>
<td>Type 3 HPM Outline</td>
<td>24</td>
</tr>
<tr>
<td>7</td>
<td>Type 4 HPM Outline</td>
<td>25</td>
</tr>
<tr>
<td>8</td>
<td>Hole Detail Reference</td>
<td>26</td>
</tr>
<tr>
<td>9</td>
<td>Type 2 Mounting Holes</td>
<td>27</td>
</tr>
<tr>
<td>10</td>
<td>Type 3 Mounting Holes</td>
<td>28</td>
</tr>
<tr>
<td>11</td>
<td>Type 4 Mounting Holes</td>
<td>29</td>
</tr>
<tr>
<td>12</td>
<td>Secondary Side Zone Definitions</td>
<td>30</td>
</tr>
<tr>
<td>13</td>
<td>Example of Chassis-to-Board Bracket (Board Pan)</td>
<td>31</td>
</tr>
<tr>
<td>14</td>
<td>Type 2 HPM Secondary Side Chassis Hook Locations</td>
<td>33</td>
</tr>
<tr>
<td>15</td>
<td>Type 3 HPM Secondary Side Chassis Hook Locations</td>
<td>34</td>
</tr>
<tr>
<td>16</td>
<td>Type 4 HPM Secondary Side Chassis Hook Locations</td>
<td>35</td>
</tr>
<tr>
<td>17</td>
<td>Secondary Side Components (Zone 1)</td>
<td>38</td>
</tr>
<tr>
<td>18</td>
<td>Chassis Hook Keepouts (Zone 2)</td>
<td>38</td>
</tr>
<tr>
<td>19</td>
<td>HPM Secondary Support (Zone 3)</td>
<td>38</td>
</tr>
<tr>
<td>20</td>
<td>CPU Backing Plate (Zone 4)</td>
<td>38</td>
</tr>
<tr>
<td>21</td>
<td>HPM Assembly to Chassis Retention Enablement</td>
<td>40</td>
</tr>
<tr>
<td>22</td>
<td>Example Board Handling Feature</td>
<td>41</td>
</tr>
<tr>
<td>23</td>
<td>Geometry and KOZ for HPM Handle Hole and Optional Placement Location</td>
<td>42</td>
</tr>
<tr>
<td>24</td>
<td>Locations of OCP NIC 3.0 and DC-SCM 2.0</td>
<td>43</td>
</tr>
<tr>
<td>25</td>
<td>Platform Infrastructure Connector Recommended Placements</td>
<td>44</td>
</tr>
<tr>
<td>26</td>
<td>Intrusion, Control Panel, USB and PDB Management Placement Zones</td>
<td>45</td>
</tr>
<tr>
<td>27</td>
<td>Boot Storage Placement Zone Type 2/3</td>
<td>46</td>
</tr>
<tr>
<td>28</td>
<td>Boot Storage Placement Zone Type 4</td>
<td>47</td>
</tr>
<tr>
<td>29</td>
<td>Required Riser Locations with Recommended Connector</td>
<td>49</td>
</tr>
<tr>
<td>30</td>
<td>Fixed Riser Connector and Retention Hole Locations</td>
<td>49</td>
</tr>
<tr>
<td>31</td>
<td>IO Module Retention Hole KOZs</td>
<td>50</td>
</tr>
<tr>
<td>32</td>
<td>Type 2 and 3 Primary Side Component Height Restriction Zones</td>
<td>53</td>
</tr>
<tr>
<td>33</td>
<td>Type 4 Primary Side Component Height Restriction Zones</td>
<td>54</td>
</tr>
<tr>
<td>34</td>
<td>Second OCP NIC in Custom Zone</td>
<td>55</td>
</tr>
<tr>
<td>35</td>
<td>Direct Dock E1.S in Custom Zone</td>
<td>55</td>
</tr>
<tr>
<td>36</td>
<td>M-DNO Power Zone Overview (Type 2 and 4 Depicted)</td>
<td>56</td>
</tr>
<tr>
<td>37</td>
<td>Example 2x3 + 6SB (Right Angle) and 2x6 + 12SB PICPWR Connector (Vertical)</td>
<td>57</td>
</tr>
<tr>
<td>38</td>
<td>Near and Far Power Zone Connector Locations</td>
<td>61</td>
</tr>
</tbody>
</table>
1. License

1.1. Open Web Foundation (OWF) CLA

Contributions to this Specification are made under the terms and conditions set forth in Open Web Foundation Modified Contributor License Agreement (“OWF CLA 1.0”) (“Contribution License”) by:

- Advanced Micro Devices, Inc
- Dell, Inc
- Google LLC
- Intel Corporation
- Hewlett Packard Enterprise Company
- Meta Platforms, Inc
- Microsoft Corporation

Usage of this Specification is governed by the terms and conditions set forth in Open Web Foundation Modified Final Specification Agreement (“OWFa 1.0”) (“Specification License”).

You can review the applicable OWFa1.0 Specification License(s) referenced above by the contributors to this Specification on the OCP website at http://www.opencompute.org/participate/legal-documents/. For actual executed copies of either agreement, please contact OCP directly.

Notes:

1) The above license does not apply to the Appendix or Appendices. The information in the Appendix or Appendices is for reference only and non-normative in nature.

NOTWITHSTANDING THE FOREGOING LICENSES, THIS SPECIFICATION IS PROVIDED BY OCP "AS IS" AND OCP EXPRESSLY DISCLAIMS ANY WARRANTIES (EXPRESS, IMPLIED, OR OTHERWISE), INCLUDING IMPLIED WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, OR TITLE, RELATED TO THE SPECIFICATION. NOTICE IS HEREBY GIVEN, THAT OTHER RIGHTS NOT GRANTED AS SET FORTH ABOVE, INCLUDING WITHOUT LIMITATION, RIGHTS OF THIRD PARTIES WHO DID NOT EXECUTE THE ABOVE LICENSES, MAY BE IMPLICATED BY THE IMPLEMENTATION OF OR COMPLIANCE WITH THIS SPECIFICATION. OCP IS NOT RESPONSIBLE FOR IDENTIFYING RIGHTS FOR WHICH A LICENSE MAY BE REQUIRED IN ORDER TO IMPLEMENT THIS SPECIFICATION. THE ENTIRE RISK AS TO IMPLEMENTING OR OTHERWISE USING THE SPECIFICATION IS ASSUMED BY YOU. IN NO EVENT WILL OCP BE LIABLE TO YOU FOR ANY MONETARY DAMAGES WITH RESPECT TO ANY CLAIMS RELATED TO, OR ARISING OUT OF YOUR USE OF THIS SPECIFICATION, INCLUDING BUT NOT LIMITED TO ANY LIABILITY FOR LOST PROFITS.
OR ANY CONSEQUENTIAL, INCIDENTAL, INDIRECT, SPECIAL OR PUNITIVE DAMAGES
OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO
THIS SPECIFICATION, WHETHER BASED ON BREACH OF CONTRACT, TORT
(INCLUDING NEGLIGENCE), OR OTHERWISE, AND EVEN IF OCP HAS BEEN ADVISED OF
THE POSSIBILITY OF SUCH DAMAGE.

1.2. Acknowledgements

With the hope of making this specification useful for the entire OCP community, we
acknowledge and appreciate the contributions, review, and feedback of various individuals and
companies that participated in DC-MHS.
# 2. Version Table

<table>
<thead>
<tr>
<th>Date</th>
<th>Version #</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>4/21/2022</td>
<td>0.7</td>
<td>• Initial Public Release</td>
</tr>
</tbody>
</table>
| 6/22/2022    | 0.8       | • Added Specification Compliance Table  
• Separated hole dimensioning to separate drawings  
• Added required pad size and recommended KOZs for all holes throughout document  
• Adjusted fixed riser connector positioning  
• Updated approach in Primary Side Component Height section  
• Added start of “zone” approach to PIC connector placement  
• Various text clarifications / edits  
• Various drawing updates and fixes |
| 8/24/2022    | 0.9       | • Rewrite of secondary side stackup, board thickness, board pan etc. (10.3, 10.4)  
• Removed Type 1 (many)  
• Changed certain values for Type 3 to TBD (many)  
• Placed all mounting hole information in one place (10.2)  
• Changed “mid-board” mounting holes from required to HPM Designer preference for all board types (10.2)  
• Removed secondary side keep out features for other board type hole locations (10.4)  
• Modified type 4 board outline in custom zone area (10.1)  
• Shifted HPM retention hole location (10.5)  
• Updated dimension scheme for recommended riser connectors, simplified verbiage for riser requirements (10.9)  
• Updated dimension scheme for PICPWR connectors (10.1.6)  
• Aligned PICPWR location optional / required characteristics across all board types (11.1)  
• Added PDB Management Connector (10.8)  
• Miscellaneous image and text cleanup throughout document (see change bars)  
• Added updated approach to primary side component height restrictions (10.12)  
• Added 1016 as a recommended option on far side (12.1)  
• Updated bottom side KOZ for board retention hole to align with FLW update (10.5)  
• Removed cable enablement section (added note to primary side KOZ section)  
• Added 2x3 PICPWR option, additional cleanup in power section (11.x)  
• Added adapted HPM chapter, moved note from power chapter to new chapter (13.x)  
• Simplified Ch 9 (removed board type goals)  
• Added tolerance table and custom tolerance for type 2/3 width (10.10.1)  
• Increased resolution of all figures  
• Additional Tweaks to NearIO verbiage to try and clarify intent (10.9)  
• Added required handle hole geometry (10.6)  
• Added Platform Custom Zone section with content TBD (10.13)  
• Added SFF number for riser connectors (12.1)  
• Scrubbed compliance table, added note not final until 1.0 (4)  
• Updated PIC connector locations (10.8)  
• Added example of re-purposing required mounting hole for Handle hole geometry  |
| 9/26/2022    | 1.0       | 1.0 Contains many clarifications and fixes. The most impactful changes for in flight designs based on 0.9 are denoted by ‘<’ at the end of the line item  
• Updated document for consistent formatting of requirements and references  
• Added ‘datum’ and cleaned up the terminology table (7)  
• Small tweaks to compliance table (4)  
• Added reference and links to DC-MHS Current Connector List (6) (12)  
• Added reference to peripheral connector SFF-TA-1002 (10.7)  
• Removed adapted HPM chapter  
• Updated riser recommended connector name and power capability (11.1)  |
<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>10/27/2022</td>
<td>1.0 RC5</td>
<td>- Added clarification that tolerance enables Open19 compatibility (10.1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Reorganized supplemental material, added link to CAD (14)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Reorganized and clarified Sections 10.3 and 10.4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Removed Power Plane section, added note on voltage drop (11)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Renamed and renumbered Power Zone chapter (11)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updated tolerance table (10)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updated top side component 6mm and 11.3mm zone shapes (10.12)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updated Platform Infrastructure connector drawing (10.8)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Changed shape of board handle feature (10.6)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Added location numbering for PICPWR connectors (11.7)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Added example uses of Platform Custom Zone (10.13)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Moved recommended intrusion switch location (10.8)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Added separate image for Type 4 boot location zone (10.8)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Added route KOZ to HPM retention hole (10.5)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Added reference to battery voltage requirement from DCSCM (12)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Added additional industry references in separate section (13)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Corrected location of Detail B in Figure 11 (10/2)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Misc. text / drawing tweaks for clarity not impacting technical content</td>
</tr>
</tbody>
</table>

- Added clarifying note to Figure 2 and Figure 4 (9)
- Removed ‘2x’ from Figure 9-11 as the second hole states “not dimensioned” (10.2)
- Updated CAD snapshot (14.3)
3. Scope

This document defines technical specifications for the Density Optimized Form Factors used in Open Compute Project Data Center Modular Hardware System.

Any supplier seeking OCP recognition for a hardware product based on this specification must be 100% compliant with any and all features or requirements described in this specification.

3.1. Items Not In Scope of Specification

- Compute Core (CPU/Memory/Voltage Regulators/SMP routing between CPUs)
- JTAG/Debug connectors for the Compute Core
- CPU, Memory, Heatsink, Liquid and any other thermal solutions
- Reliability requirements and design-in details
- BOM Population requirements
- Cooling System Connections (Fans, etc).

3.2. Typical OCP Sections Not Applicable

This is a Base specification, requiring other MHS specifications to fully define a design. The following typical Sections of an OCP specification are not included because they are not applicable to this specification.

- Rack Compatibility (Discussed in Section 8)
- Physical Spec
- Thermal Design
- Rear Side Power, I/O, Expansion
- Onboard Power System
- Environmental Regulations/Requirements
- Prescribed Materials
- Software Support
- System Firmware
- Hardware Management (Leverages OCP DC-SCM V2)
- Security

The content expected in these subject areas is expected to be documented in future private and/or public Design Specifications and/or Product Specifications.
4. Specification Compliance Table

The following table is intended to summarize the list of attributes and requirements for a design to be MHS – DNO Spec Compliant. It specifies only required attributes for compliance and does not list optional attributes.

<table>
<thead>
<tr>
<th>Item</th>
<th>Requirement</th>
<th>Document Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>PCB Tolerance Table</td>
<td>Section 10, Table 1</td>
</tr>
<tr>
<td>2</td>
<td>Follow the defined board Outline</td>
<td>Section 10.1, Figure 5 - Figure 7</td>
</tr>
<tr>
<td>3</td>
<td>All required mounting holes with associated pads and KOZs</td>
<td>Section 10.2, Figure 8- Figure 11</td>
</tr>
<tr>
<td>4</td>
<td>Unique alignment hole and slot with associated pad and KOZs</td>
<td>Section 10.2, Figure 8- Figure 11</td>
</tr>
<tr>
<td>5</td>
<td>HPM Board thickness &lt;= maximum defined</td>
<td>Section 10.4</td>
</tr>
<tr>
<td>6</td>
<td>Board Thickness + Backplate Thickness &lt;= maximum defined (Backplate max thickness calculated as specified)</td>
<td>Section 10.4 &amp; 10.3.4</td>
</tr>
<tr>
<td>7</td>
<td>Secondary side chassis hook keep out zones</td>
<td>Section 10.3.2, Figure 14- Figure 16</td>
</tr>
<tr>
<td>8</td>
<td>Secondary side universal component height restriction</td>
<td>Section 10.3.1, Figure 12</td>
</tr>
<tr>
<td>9</td>
<td>HPM Secondary side support of required thickness near or under DIMMs</td>
<td>Section 10.3.3, Figure 12</td>
</tr>
<tr>
<td>10</td>
<td>Maximum length of a connector’s Alignment Post or Retention Barb in Zone 2</td>
<td>Section 10.3.2</td>
</tr>
<tr>
<td>11</td>
<td>HPM to Chassis Retention hole and associated KOZs</td>
<td>Section 10.5, Figure 21</td>
</tr>
<tr>
<td>12</td>
<td>Far Side hole for board handle with defined geometry and KOZs</td>
<td>Section 10.6, Figure 23</td>
</tr>
<tr>
<td>13</td>
<td>Specified Location for OCP NIC 3.0 Co-Planar Connector</td>
<td>Section 10.7, Figure 24</td>
</tr>
<tr>
<td>14</td>
<td>Specified Location for DC-SCM Co-Planar Connector</td>
<td>Section 10.7, Figure 24</td>
</tr>
<tr>
<td>15</td>
<td>Primary control panel connector placed within specified zone</td>
<td>Section 10.8, Figure 25 &amp; Figure 26</td>
</tr>
<tr>
<td>16</td>
<td>Intrusion switch header placed within specified zone</td>
<td>Section 10.8, Figure 25 &amp; Figure 26</td>
</tr>
<tr>
<td>17</td>
<td>Host USB connector placed within specified zone</td>
<td>Section 10.8, Figure 25 &amp; Figure 26</td>
</tr>
<tr>
<td>18</td>
<td>PDB Management connector placed within specified zone</td>
<td>Section 10.8, Figure 25 &amp; Figure 26</td>
</tr>
<tr>
<td>19</td>
<td>Any implemented board to board riser connectors placed in specific defined location</td>
<td>Section 10.9.2, Figure 29 &amp; Figure 30</td>
</tr>
<tr>
<td>20</td>
<td>2 (Type 2,3) or 3 (Type 4) I/O Retention Holes and KOZs</td>
<td>Section 10.9.2, Section 10.11, Figure 30 &amp; Figure 31</td>
</tr>
<tr>
<td>21</td>
<td>All non-exempt soldered components adhere to required Primary Side component height restrictions</td>
<td>Section 10.12, Figure 32 &amp; Figure 33</td>
</tr>
</tbody>
</table>

**Power**

<table>
<thead>
<tr>
<th>Item</th>
<th>Requirement</th>
<th>Document Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>22</td>
<td>Far side Ingress / Egress Power Zone with at least one 2x6 + 12SB PICPWR connector in specified location(s)</td>
<td>Section 11.2, Section 11.7, Figure 38</td>
</tr>
<tr>
<td>23</td>
<td>If implemented, Near side Ingress / Egress Power Zone with 2x3+6S or 2x6+12S PICPWR connector(s) in specified zone</td>
<td>Section 11.2, Section 11.7, Figure 38</td>
</tr>
<tr>
<td>24</td>
<td>Each implemented riser location connector is PICPWR compliant</td>
<td>Section 11.3, M-PIC</td>
</tr>
<tr>
<td>25</td>
<td>HPM delivers at least 87W to each implemented riser location</td>
<td>Section 11.3</td>
</tr>
</tbody>
</table>

**Electrical (I/O System)**

<table>
<thead>
<tr>
<th>Item</th>
<th>Requirement</th>
<th>Document Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>26</td>
<td>All HSIO connectors (near and far) are M-XIO compliant</td>
<td>Section 12.1, M-XIO</td>
</tr>
<tr>
<td>27</td>
<td>Internal USB follows M-PIC specification</td>
<td>Section 12.2, M-PIC</td>
</tr>
<tr>
<td>28</td>
<td>Intrusion Switch follows M-PIC specification</td>
<td>Section 12.3, M-PIC</td>
</tr>
<tr>
<td>29</td>
<td>If implemented, boot storage follows M-PIC specification</td>
<td>Section 12.4, M-PIC</td>
</tr>
<tr>
<td>30</td>
<td>Primary control panel follows M-PIC specification</td>
<td>Section 12.5, M-PIC</td>
</tr>
<tr>
<td>31</td>
<td>If implemented, secondary control panel follows M-PIC specification</td>
<td>Section 12.5, M-PIC</td>
</tr>
<tr>
<td>32</td>
<td>PDB Management Connector follows M-PIC specification</td>
<td>Section 12.6, M-PIC</td>
</tr>
<tr>
<td>33</td>
<td>HPM shall implement battery backed voltage interface per DC-SCM R2.0 “Battery Voltage” requirement</td>
<td>Section 12</td>
</tr>
</tbody>
</table>
5. Overview

The objective of this specification is to outline the requirements of a family of partial width, Density Optimized Host Processor Module (HPM) form factors within the OCP Modular hardware system group of specifications (M-DNO for short). This M-DNO specification embodies design considerations for CPU, DIMMs, and other server processor related features commonly used by the industry today but is not limited to only those functions. For instance, an FPGA array being placed within the Compute Area of the HPM is allowable per this specification. The HPM is designed with standard 19” rack, also known as compliant with EIA-310-E and larger 21” racks in mind but is not limited to only those solutions. This specification considers both monolithic and multi-node / “blade” based system architectures in its definition.

The goals and successes of this specification are defined by allowing multiple generations of Compute Core (CPU/Memory) designs implemented to the specification to enable reuse of chassis and system level components over multiple generations and HPMs. Implementing to this specification and design methodology should result in reduced design investment, reduced validation investment, broader product portfolios and faster development cycle times due to enhanced reuse and leverage opportunity for each HPM designed.

This specification shall define attributes and design requirements that are common and critical to the use and deployment of Enterprise and Cloud solutions and may also apply to Edge optimized service provider products. Examples of these attributes are mechanical form factor, placement guidance of common subsystems and placement guidance of HPM Power and Input-Output (IO) connections.
6. DC-MHS Family of Specifications

The Data Center – Modular Hardware System (DC-MHS) family of specifications are written to enable interoperability between key elements of datacenter and enterprise infrastructure by providing consistent interfaces and form factors among modular building blocks. At the time of this publication there are the following specification workstreams:

- **M-FLW (Modular Hardware System Full Width Specification)** – Host Processor Module (HPM) form factor specification optimized for using the full width of a Standard EIA-310 Rack mountable server. The specification is not limited to use within the EIA-310 Rack but is used to serve as a template for a common target where the design is expected to be utilized.

- **M-DNO (Modular Hardware System Partial Width Density Optimized Specification)** – Host Processor Module (HPM) specification targeted to partial width (i.e. ½ width or ¾ width) form factors. Such form factors are often depth challenged and found not only in enterprise applications but also in Telecommunications, Cloud and Edge Deployments. While the EIA-310 Rack implementation is chosen as a key test case for use, the specification is not limited to use within the EIA-310 Rack but is used to serve as a template for a common target where the design is expected to be utilized.

- **M-CRPS (Modular Hardware System Common Redundant Power Supply Specification)** – Specifies the power supply solutions and signaling expected to be utilized by DC-MHS compatible systems.

- **M-PIC (Modular Hardware System Platform Infrastructure Connectivity Specification)** – Specifies common elements needed to interface a Host Processor Module (HPM) to the platform/chassis infrastructure elements/subsystems. Examples include power management, control panel and cooling amongst others.

- **M-XIO (Modular Hardware System Extensible I/O)** – Specifies the highspeed connector hardware strategy. An M-XIO source connector enables entry and exit points between sources such as Motherboards, Host Processor Modules & RAID Controllers with peripheral subsystems such as PCIe risers, backplanes, etc. M-XIO includes the connector, high speed and management signal interface details and supported pinouts.

- **M-PESTI (Modular Hardware System Peripheral Sideband Tunneling Interface)** – Specifies a standard method for discovery of subsystems, self-describing attributes, and status (e.g., versus a priori knowledge/hard coding firmware and BIOS for fixed/limited configurations). Examples: vendor/module class, physical connectivity descriptions, add-in card presence, precise source to destination cable coupling determination.

- **Current Connector List** – Vendor and part number information for all connectors referenced by DC-MHS specifications, updated as needed. Full URL: [https://docs.google.com/spreadsheets/d/1Vq_JxzZ43ysxBNHJ928vnzlcshA95GYGocaKmJCBC80/](https://docs.google.com/spreadsheets/d/1Vq_JxzZ43ysxBNHJ928vnzlcshA95GYGocaKmJCBC80/)

To access additional DC-MHS specifications please visit the [OCP Server Project Wiki - Working](https://docs.google.com/spreadsheets/d/1Vq_JxzZ43ysxBNHJ928vnzlcshA95GYGocaKmJCBC80/)
## 7. Terminology

<table>
<thead>
<tr>
<th>Standardized Term</th>
<th>Meaning</th>
<th>Alternative Terms</th>
</tr>
</thead>
<tbody>
<tr>
<td>Shall</td>
<td>Indicates a requirement for spec compliance</td>
<td>Must</td>
</tr>
<tr>
<td>DC-SCM</td>
<td>Datacenter Secure Control Module v2 as defined by OCP DC-SCM 2.0 spec</td>
<td>SCM</td>
</tr>
<tr>
<td>PCB</td>
<td>Printed Circuit Board</td>
<td>PCBA</td>
</tr>
<tr>
<td>HPM (Host Processor Module)</td>
<td>PCB or PCBA form-factor being defined by this spec</td>
<td>Motherboard, board</td>
</tr>
<tr>
<td>Chassis-Board Bracket</td>
<td>Bracket that attaches to an HPM assembly, that enables a variety of</td>
<td>Board Pan Sub Pan</td>
</tr>
<tr>
<td></td>
<td>board outlines and hole locations to change over time, and still fit</td>
<td></td>
</tr>
<tr>
<td></td>
<td>within same chassis base.</td>
<td></td>
</tr>
<tr>
<td>Datum</td>
<td>A plane, axis or point location from which dimensions and tolerances</td>
<td></td>
</tr>
<tr>
<td></td>
<td>are referenced.</td>
<td></td>
</tr>
<tr>
<td>Near</td>
<td>Board location or zone, related to section of board closer to the datum</td>
<td></td>
</tr>
<tr>
<td>Far</td>
<td>Board location or zone, opposite of location of datum</td>
<td></td>
</tr>
<tr>
<td>Platform</td>
<td>Complete system including HPM, power, peripherals, etc</td>
<td></td>
</tr>
<tr>
<td>Compute Core</td>
<td>Elements of board design that are critical to processor and memory</td>
<td></td>
</tr>
<tr>
<td></td>
<td>support, inclusive of CPU and Memory sockets.  Examples are Voltage</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Regulators, High Speed IO routing, High speed trace routing between</td>
<td></td>
</tr>
<tr>
<td></td>
<td>multiple processors, high speed trace routing between processors and</td>
<td></td>
</tr>
<tr>
<td></td>
<td>memory, etc.</td>
<td></td>
</tr>
<tr>
<td>IO</td>
<td>Input Output, commonly referring to high speed connections to a CPU</td>
<td></td>
</tr>
<tr>
<td></td>
<td>socket.</td>
<td></td>
</tr>
<tr>
<td>PCIe</td>
<td>Peripheral Component Interconnect Express</td>
<td></td>
</tr>
<tr>
<td>CXL</td>
<td>Compute Express Link</td>
<td></td>
</tr>
<tr>
<td>HSIO</td>
<td>High Speed IO, commonly referring to PCIe routing, PCIe connectors,</td>
<td></td>
</tr>
<tr>
<td></td>
<td>CXL routing/connectors, etc.</td>
<td></td>
</tr>
<tr>
<td>OCP</td>
<td>Open Compute Project</td>
<td></td>
</tr>
<tr>
<td>OEM</td>
<td>Original Equipment Manufacturer</td>
<td>Enterprise</td>
</tr>
<tr>
<td>CSP</td>
<td>Cloud Service Provider</td>
<td></td>
</tr>
<tr>
<td>½ Width HPM</td>
<td>210mm wide HPM, enables systems with 2 HPMs side by side in 19” Rack</td>
<td></td>
</tr>
<tr>
<td>Term</td>
<td>Definition</td>
<td></td>
</tr>
<tr>
<td>-------------------------------</td>
<td>------------------------------------------------------------------------------------------------------------------------------------------</td>
<td></td>
</tr>
<tr>
<td>¾ Width HPM</td>
<td>295mm wide HPM, enables systems with HPM adjacent to 2xM-CRPS PSUs</td>
<td></td>
</tr>
<tr>
<td>Platform Custom Zone</td>
<td>Area of system board where space is allotted for Platform designers to implement custom features.</td>
<td></td>
</tr>
<tr>
<td>Platform Infrastructure</td>
<td>Refer to Section 1 (References)</td>
<td></td>
</tr>
<tr>
<td>Connectivity Specification</td>
<td>M-PIC</td>
<td></td>
</tr>
<tr>
<td>Full Width Specification</td>
<td>Refer to Section 1 (References)</td>
<td></td>
</tr>
<tr>
<td>Common Redundant Power</td>
<td>Refer to Section 1 (References)</td>
<td></td>
</tr>
<tr>
<td>Supply Specification</td>
<td>M-CRPS, CRPS PSU</td>
<td></td>
</tr>
<tr>
<td>Extensible I/O Specification</td>
<td>Refer to Section 1 (References)</td>
<td></td>
</tr>
<tr>
<td>KOZ</td>
<td>Keep Out Zone, a design term for PCB designs that defines area of a board design where no components may be placed, usually to enable mechanical attachments or mechanical features.</td>
<td></td>
</tr>
<tr>
<td>Compliant HPM</td>
<td>An HPM which meets every item listed in this base specification compliance table.</td>
<td></td>
</tr>
<tr>
<td>Adapted HPM</td>
<td>An HPM that utilizes a Compliant HPM as a construct, with a specific set of repeatable modifications which form the adaptation.</td>
<td></td>
</tr>
<tr>
<td>HPM Designer</td>
<td>The person or organization designing an HPM (whether compliant or adapted) which implements this base specification.</td>
<td></td>
</tr>
<tr>
<td>System Designer</td>
<td>The person or organization designing a system which incorporates HPMs (whether compliant or adapted) into the system design.</td>
<td></td>
</tr>
</tbody>
</table>
8. Background & Assumptions
M-DNO targets a wide variety of 1 and 2 socket platforms including multi-node and monolithic (one HPM per chassis) systems for use in Enterprise, Cloud, and Edge applications. In these applications the range of targeted chassis can be extremely varied, as can the location of the HPM within the chassis. Monolithic systems are typically, but not limited to, 1RU or 2RU designs. Multi-node systems on the other hand are expected to have a broad application set from 2U (e.g. 4 ½ Width HPMs) to 5U (e.g. 8-12 ½ Width HPMs in vertical orientation) chassis and beyond. Rear and Front service models (including articulating chassis with removable cover) are also considered.

When considering representative system depth targets, the most common environments were distilled into the following categories:

1. Standard Depth Rack / Solution
   - ~1070mm+ deep with a single ½ width (210mm) or ¾ width (295mm) HPM
   - ~1070mm+ deep with two ½ width (210mm) HPMs

2. Mid Depth Rack / Solution
   - ~430mm to 570mm deep with a single ½ width (210mm) or ¾ width (295mm) HPM

3. Short Depth Rack / Solution
   - ~350mm to ~430mm deep with a single ½ width (210mm) HPM

This specification shall focus on products targeted to these primary environments. Section 14.1 illustrates design scenarios for each of these solutions providing the reader a clearer understanding of each category. This specification does not in any way prohibit alternate environments.

V1.0 of this specification does not address native “direct plug” or “blind mate” options for HPMs, these scenarios may be added in a future release. It is assumed that HPMs compliant with V1.0 will leverage an interface board to enable these use cases as demonstrated in Figure 1.

Figure 1: M-DNO HPM with multi-node interface board

8.1. Common Industry Platform Features Considered

Mechanical
- Chassis installation within minimum EIA-310-E racks (but not limited to)
- PCIe Riser Connector fixed placement
- PCIe Cable route considerations
- Any additional fixed connector placement
I/O

- PCIe (Version 3.0, 4.0, 5.0, and future) Card configurations typically offered by Enterprise OEMs/CSPs/CoSPs.
- In 1U offerings with PCIe CEM based I/O, only Half-Length PCIe cards (167.6mm) are considered. This does not prevent Three-Quarter Length (254mm) cards, but support for Three-Quarter Length cards would restrict Compute Core placement (not defined).

- Use of Open Compute peripherals connectors on the HPM
  - OCP NIC v3.0
  - DC-SCM v2.0
  - Note: While each HPM outline requires 1 connector of each type, a system is not limited to 1 device of each type; configurations with 0 or >1 OCP NIC v3 / DC-SCM v2.0 are possible, but outside the scope of this specification

Power

- HPM supplied power to each fixed riser locations
- HPM Power Ingress and Egress connector placement for a variety of power layouts (PSUs with Cabled PDB, blind mate to bus bar, multi-node backplane, etc.)

- Considerations for Power Delivery to important chassis subsystems.

Thermal

- Thermal Design considerations including keep-out zone to enable thermal solutions that extend beyond the CPU and Memory sockets.

8.2. Architecture Specific Assumptions

Mechanical / Systems

- M-DNO based systems
  - Do not direct plug PSUs into the HPM but instead leverage Power Distribution Boards (PDB) or other system / rack level power infrastructure
  - Use remote fan designs in air cooled platforms (there is no HPM spec provision for Fan connectors on the HPM)
  - Support riser based I/O cards, cable based I/O cards or a mix of both
  - Leverage a variety of front and rear service models of I/O, PSU, HPM, etc.

- Systems designed for larger HPM Types may support use of smaller Types in a common chassis or sled with minimal changes (e.g. cables, riser quantities, standoff locations)
- Multi-node chassis designs leverage static rails with overall inner chassis opening width of 443mm (in 19” rack)
- Monolithic chassis designs leverage slide rails with overall inner chassis width of 431mm (in 19” rack)
- ¾ Width HPM must accommodate 2x 60mm M-CRPS PSUs within chassis opening described above (431mm)
I/O

380 • All M-DNO HPM Types enable (but do not require systems to utilize) use of “off the shelf” OCP NIC V3.0
• Mid / Standard Depth systems will *typically* leverage Coplanar OCP NIC layouts
• Short Depth systems will often require alternate implementation such as “floating” the OCP NIC (or no-pop)

385 • PCIe CEM based I/O will be the predominant use case for consideration but alternate form factors are not prohibited

DC-SCM

• All M-DNO HPM Types enable (but do not require systems to utilize) use of “off the shelf” DC-SCM 2.0

390 • Mid / Standard Depth systems will *typically* leverage Coplanar DC-SCM
• Short Depth systems will often require alternate implementation such as “floating” DC-SCM
To achieve the goals outlined in Section 8, this M-DNO specification defines three different HPM board “Types”. Note that the M-DNO specification does NOT mandate CPU / DIMM quantities or define a specific area for CPU and Memory.

**Figure 2: M-DNO Board Type Layout Overview**

![Diagram of M-DNO board types]

Note: Length dimensions shown represent DC-SCM side board edge

Figure 2 provides a dimensional overview of the three board types, additional definitions and concepts are described below:
1. Due to the wide array of potential HPM and Chassis configurations, this specification defines a **Near** <<Element>> as the <<Element>> closer to the Datum (0,0 reference) and **Far** <<Element>> as the <<Element>> further from the Datum, examples for <<Element>> include:
   a. Corner
   b. Edge
   c. I/O Zone

An example of Near and Far terminology usage is shown in **Figure 3**.

**Figure 3: Near and Far Terminology Example**

2. The location of the DC-SCM and OCP NIC connector on the HPM shall be common across all types relative to the Datum point (0,0)
3. “½ Width” refers to the common 210mm HPM width shared by Type 2 and 3
4. “¾ Width” refers to the 295mm HPM width used in Type 4
5. “Full Width” HPMs are outside the scope of this specification and are defined by the M-FLW specification
6. HPMs narrower than ½ Width are also outside the scope of this specification due to the inability of supporting common DCSCM 2.0 and OCP NIC 3.0 connector locations as described in #2. The DC-MHS workgroup may consider narrower HPM designs in the future.
7. The goal of this specification is to provide HPM Interoperability of smaller M-DNO HPM Types in systems designed for larger M-DNO HPM Types with minimal modifications (e.g. board pan or I/O cable changes), as depicted in **Figure 4**:
   a. Type 2 HPMs can be easily leveraged into systems which support Type 3 HPMs
   b. Type 2 HPMs can be easily leveraged into systems which support Type 4 HPMs
   c. These goals do NOT apply between M-DNO and M-FLW HPMs
**Figure 4: M-DNO Type Interop Goals**

**Type 2**
Feature Optimized ½ Width
210mm W x 300mm L

**Type 3**
Extended Half Width
210mm W x TBDmm L

**Type 4**
¾ Width
295mm W x 300mm L

Note: Length dimensions shown represent DC-SCM side board edge. HPM layouts depicted are **EXAMPLES ONLY**, many of the details are not specified by the M-DNO specification (DIMM count, connector locations and quantities, exact CPU Placement, etc.)
10. Mechanical Requirements

In addition to the drawings and details within this document, DFX/CAD files will be provided for further detail (Section 14.3).

Unless otherwise specified all units are in mm.

Unless otherwise specified, PCB dimensions shown in this specification shall comply to Table 1.

Table 1: Standard Tolerances

<table>
<thead>
<tr>
<th>Dimension Type</th>
<th>Tolerance, unless otherwise specified</th>
</tr>
</thead>
<tbody>
<tr>
<td>FROM Origin/Datum hole center TO round fiducial center</td>
<td>+/- 0.076mm (+/- 0.003 inch)</td>
</tr>
<tr>
<td>FROM Origin/Datum hole center) TO profiled card edge</td>
<td>+/- 0.254mm (+/- 0.010 inch)</td>
</tr>
<tr>
<td>FROM Origin/Datum hole center TO drilled hole center</td>
<td>+/- 0.127mm (+/- 0.005 inch)</td>
</tr>
<tr>
<td>FROM Profiled card edge TO profiled card edge</td>
<td>+/- 0.127mm (+/- 0.005 inch)</td>
</tr>
<tr>
<td>Feature of size (hole diameter, slot width, etc.)</td>
<td>+/- 0.100mm (+/- 0.004 inch)</td>
</tr>
<tr>
<td>PCB thickness</td>
<td>+/- 10% of nominal</td>
</tr>
</tbody>
</table>

Route KOZ’s referenced in this specification, at a minimum, refer to surface layers and microstrip routing. Further application of the Route KOZ to other layers is the choice of the HPM designer and/or Design specification.

10.1. HPM Outlines

There are 3 M-DNO HPM Type Outlines defined as described in Section 9.

The required M-DNO Type 2, 3 and 4 Outlines are defined in Figure 5 - Figure 7 below.

Note that Figure 5 and Figure 6 contain unique tolerances when dimensioning the HPM width. These asymmetric width tolerances allow the HPM designer to optionally choose to set the nominal total width to 209.55 if desired for use within a single-height half-width (SHHW) Open19 “brick”.

Note that the Type 4 outline near the Platform Custom Zone (described in Section 10.13) shown in Figure 7 may change for connector choice compatibility specific to the usage of the Platform Custom Zone.
Figure 5: Type 2 HPM Outline
10.2. Board Datum and Mounting Hole Information

All M-DNO board types leverage a common datum location at the center of the mounting hole in the near corner of the board where the DC-SCM 2.0 connector resides. This allows for fixed elements (riser connectors, peripheral connectors, …) to have a common reference across all board types.

Detailed hole information common to all board types is provided in Figure 8.

All holes shall adhere to the specified size, ground pad dimensions, component KOZ and route KOZ.
The component KOZ is intended to keep small components at risk of damage away from the hardware and assembly tools. If a component is larger than 10mm in any dimension (i.e. a DIMM connector), it is considered more robust, and may encroach on the Component KOZ's.

**Figure 8: Hole Detail Reference**

<table>
<thead>
<tr>
<th>DETAIL A</th>
<th>DETAIL B</th>
<th>DETAIL C</th>
</tr>
</thead>
<tbody>
<tr>
<td>Standard Mounting Holes</td>
<td>Unique Alignment Slot</td>
<td>Unique Alignment Hole</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Hole and Pad Sizes</th>
<th>Top Side KOZs</th>
<th>Bottom Side KOZs</th>
</tr>
</thead>
<tbody>
<tr>
<td>PAD Ø8.5</td>
<td>Ø16.0 COMPONENT KOZ</td>
<td>15.8 COMPONENT KOZ</td>
</tr>
<tr>
<td>Ø3.7</td>
<td>Ø10.0 ROUTE KOZ</td>
<td>15.8</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Hole and Pad Sizes</th>
<th>Top Side KOZs</th>
<th>Bottom Side KOZs</th>
</tr>
</thead>
<tbody>
<tr>
<td>2X PAD R5.0</td>
<td>2X R8.0 COMPONENT KOZ</td>
<td>15.8 COMPONENT KOZ</td>
</tr>
<tr>
<td>2X R2.5</td>
<td>2X R5.0 ROUTE KOZ</td>
<td>15.8</td>
</tr>
</tbody>
</table>

A set of required board mounting hole locations are specified for the 3 M-DNO HPM Types in **Figure 9-Figure 11**. All dimensioned holes are required.

It is expected that HPM designers will add additional mounting holes based on their HPM layout. All additional holes should adhere to Standard Mounting Hole requirements (Detail A in **Figure 8**).

It is recommended that HPM designers include a hole adjacent to the Far power zone, an example is depicted but not dimensioned.

A design should follow good engineering practices in consideration of Platform Shock and Vibration requirements. Shock and Vibration requirements are not in scope of this specification.

**Implementors Note:**

The PCB Datum hole (**Figure 8** Detail C) is defined such that a collared standoff with tight tolerance fit can be used to control X-Y tolerances in HPM mounting. Additionally, a slotted hole (**Figure 8** Detail B) is defined to control rotation around the datum, by allowing, as an example, a collared standoff to be used with tight fit to the top/bottom edge of the slot.

All other mounting holes follow standard mounting hole guidance (Detail A). These mounting holes are expected to have clearance fits to screw hardware.
Figure 9: Type 2 Mounting Holes
Figure 10: Type 3 Mounting Holes
Figure 11: Type 4 Mounting Holes
10.3. Secondary Side Zones and Height Restrictions

There are four distinct Zones on the secondary side of the HPM as depicted in Figure 12. Each zone serves a unique purpose.

Zone 1, 2, 3 and 4 define different Requirements for Compliance.

Figure 12: Secondary Side Zone Definitions

10.3.1. Zone 1: Secondary Side Height Restriction

Zone 1 universally applies to the entire secondary side of the HPM, except for the defined Zones 2, 3, and 4. HPM electrical components are expected to utilize Zone 1.

There is a required Zone 1 universal secondary side component height restriction of 1.6mm for all board types. This requirement ensures HPM component clearances to chassis base or board pan structures. This is especially important with a max allowable board thickness as defined in Section 10.4.

10.3.2. Zone 2: Chassis to HPM Bracket (Board Pan) KOZ Requirements

M-DNO HPMs shall allow for a Chassis-to-Board Bracket (Board Pan) which enables different board layouts (and mounting hole locations) between HPM Types and Compute Core designs, while maintaining compatibility to a common chassis. An example Board Pan is shown in Figure 13.
**Implementors Note:**

While most monolithic server designs benefit from a Board Pan, it is NOT expected that all systems supporting M-DNO HPMs will require a Board Pan. Specifically, sled-based designs common in multi-node systems typically do not require a board pan.

M-DNO HPMs shall support required zero height KOZ locations for chassis hook features that interface between the chassis base and the Chassis-to-Board Bracket as defined in **Figure 14 - Figure 16**.

A supporting chassis base must provide hook geometry to interface the cutouts on the Chassis to Board Bracket.

The geometry of the Board Bracket is not specified.

Connectors and/or sockets may be placed over the Chassis Hook Keepouts on the Primary Side of the HPM. The maximum length of a connector’s Alignment Post or Retention Barb should be 3.20mm MAX such that it will not interfere with chassis hook features.
This length guidance is for Non-Conductive Alignment Posts or Grounded Retention Barbs. Through Hole leads for Power and Signal pins are not permitted in the Chassis Hook Keepout.

**Implementors Note:**

Alignment Posts and Retention Barbs of connectors that protrude through the HPM can impact an HPM design’s ability to be compliant with the Chassis Hook Keepout Zones.

The HPM Designer should choose connector variants with Alignment and Retention features that do not protrude through the secondary side of the HPM to avoid any potential collision with Chassis Hooks during system assembly. Refer to **Table 2: Example Z-Height Compliant Stack-Up, Per Zone** for details on ‘A’, ‘E’, ‘F’ and ‘G’.

![Diagram of Z-Height Compliant Stack-Up, Per Zone](image)
Figure 14: Type 2 HPM Secondary Side Chassis Hook Locations
Figure 15: Type 3 HPM Secondary Side Chassis Hook Locations
10.3.3. Zone 3: HPM Secondary Support Requirements

To ensure maximum flexibility of HPM primary side layouts, secondary supports need to be incorporated under the DIMM Sockets and/or any other area of the HPM needing extra vertical compression support. These supports help prevent the board from flexing during assembly, when downward forces are applied to the HPM from the primary side.

The HPM shall Implement Zone 3 KOZs near or under DIMM sockets. The size, location and quantity is not defined, and left to HPM designer.

The HPM shall provide Secondary Supports that attach in Zone 3 which are 1.78mm +/- 0.10mm thick. They are designed to be close to the board pan or chassis, and provide a vertical
deflection stop for the HPM. The materials used and methods for support are the choice of the HPM Designer.

This support height creates a common reference surface that Chassis Designers can rely on that is taller than the Secondary Component Z-Height MAX of 1.6mm.

**Implementors Note:**

If an HPM Designer and a Chassis Designer agree to transfer this responsibility for HPM Support, and the HPM Designer provides all the appropriate PCB Keepouts and Guidance necessary to relocate these supports into the Chassis Design, then it will be permissible to remove these supplemental supports from the finished HPM PCB Assembly.

10.3.4. **Zone 4: CPU Backing Plate Requirements**

Most server HPM designs need to support CPU backing plates or stiffeners placed under the CPU as part of the CPU Socket design.

The maximum allowable CPU Backing Plate height/volume allowance shall be calculated by:

- Backing Plate allowed Height = 5.86mm – HPM thickness - 0.08mm standoff height tolerance – allowances for other backplate design req’s (insulators, deflections, etc)
- See Implementors Note below for examples.

Backing plates are assumed to be allowed to protrude into cuts in the Chassis-to-Board bracketry and / or HPM sled as shown in **Figure 20: CPU Backing Plate (Zone 4).**

**Implementors Note:**

HPM and CPU designers should consider these example Scenarios supported by DC-MHS HPM board and Backing plate thickness requirements.

<table>
<thead>
<tr>
<th>Board Thickness (Nominal, mm)</th>
<th>Maximum Allowable CPU Backing Plate Thickness (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.57</td>
<td>4.21</td>
</tr>
<tr>
<td>1.93</td>
<td>3.85</td>
</tr>
<tr>
<td>2.36</td>
<td>3.42</td>
</tr>
<tr>
<td>2.55</td>
<td>3.23</td>
</tr>
<tr>
<td>3.18</td>
<td>2.60</td>
</tr>
</tbody>
</table>
10.4. HPM Board and Assembly Thickness

- The maximum allowed thickness and zone heights in the specification assume a minimum 5.86mm board mounting height.
  - Thickness and zone heights are established to ensure forward compatibility with 1U & 2U System Chassis assumptions.
  - Exceeding the thickness and zone height target values would result in system design impacts and incompatibilities.
- The board mounting height for a given system is not within scope of the HPM specification, and is at discretion of the System designer.
- The maximum allowed HPM thickness is 3.18mm nominal and assumes +/-10% tolerance is allowed.
  - Note that PCB Tolerances of +/- 10% are supported but are not a factor in determining the fit of the CPU Backing Plate when the HPMs are mounted to standoffs by their bottom surfaces.
Implementors Note:

HPM and Chassis designers should consider the height stack-up of each of the 4 zones identified in Section 10.3. Table 2 and Figure 17 - Figure 20 demonstrate an example of a compliant stack-up for consideration. Note that the “total Z” value across the 4 zones must always be equivalent (5.86mm shown for example only).

**Table 2: Example Z-Height Compliant Stack-Up, Per Zone**

<table>
<thead>
<tr>
<th>Item</th>
<th>Description</th>
<th>Zone 1 Z Value (mm)</th>
<th>Zone 2 Z Value (mm)</th>
<th>Zone 3 Z Value (mm)</th>
<th>Zone 4 Z Value (mm)</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>HPM</td>
<td>3.18</td>
<td>3.18</td>
<td>3.18</td>
<td>3.18</td>
<td>MAX Thickness (w/o Added tolerance, Assumes bottom mounting)</td>
</tr>
<tr>
<td>B</td>
<td>Bottom Component Z</td>
<td>1.60</td>
<td>0</td>
<td>2.60</td>
<td></td>
<td>MAX Height</td>
</tr>
<tr>
<td>C</td>
<td>CPU Backing Plate</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MAX Thickness Backplate for MAX Thickness HPM, Hole in Pan/Tray</td>
</tr>
<tr>
<td>D</td>
<td>HPM Bottom Support</td>
<td></td>
<td></td>
<td></td>
<td>1.78</td>
<td>HPM Support Thickness +/- 0.10mm, must exceed Bottom Component Z</td>
</tr>
<tr>
<td>E(1)</td>
<td>Needed Gap</td>
<td>0.28</td>
<td>0.58</td>
<td></td>
<td></td>
<td>Gap is Larger, Requires Insulation and/or Clearance</td>
</tr>
<tr>
<td>E(2)</td>
<td>Resultant Gap</td>
<td>0.10</td>
<td>0.08</td>
<td></td>
<td></td>
<td>Gap is Small, Contact between Parts is either Desired or Permissible</td>
</tr>
<tr>
<td>F</td>
<td>Board Pan</td>
<td>0.80</td>
<td>0.80</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>G</td>
<td>Chassis Hook</td>
<td></td>
<td></td>
<td></td>
<td>2.10</td>
<td>MAX Height from Inside Surface of Chassis</td>
</tr>
<tr>
<td>TOTAL</td>
<td></td>
<td>5.86</td>
<td>5.86</td>
<td>5.86</td>
<td>5.86</td>
<td>Example Solution Stack-up</td>
</tr>
</tbody>
</table>

**Figure 17: Secondary Side Components (Zone 1)**

**Figure 18: Chassis Hook Keepouts (Zone 2)**

**Figure 19: HPM Secondary Support (Zone 3)**

**Figure 20: CPU Backing Plate (Zone 4)**
**Implementors Note:**

Designers should consider that variations in HPM thickness combined with 4C+ connector selection may result in variation of the vertical offset locations of OCP NIC V3 and DC SCM 2.0 peripherals relative to fixed chassis openings and the primary surface of the HPM. There are common connectors in the industry which will result in varying offset locations.

The diagram below demonstrates how selecting the variance of midplane offset within the 4C+ connector can enable a common resulting peripheral offset relative to the primary surface for varying HPM thickness (example offset \( Z = 0.49 \)).

Note, the host thickness examples shown are common at the time of this specification being published, however, alternate thicknesses may become common in the future.

Designers should consult with vendors of SFF-TA-1002 4C+ to determine best options for their chassis application.

---

**10.5. HPM to Chassis Retention Mounting**

The HPM and Chassis-to-Board Bracket assembly requires retention to the chassis base. There shall be a hole required for motherboard retention to the chassis. The hole is sized for common retention methods such as plungers, thumbscrews, etc. Hole Size, required Primary / Secondary side KOZs and height restrictions around this hole are defined in Figure 21.
Implementors Note:
The wide shaped top side 0.5mm Height Restriction in Figure 21 is in place for finger grip allowances around the retention hardware (which could be a plunger, thumbscrew, wing screw, etc.). Due to hardware and touchpoints being in this area, the goal is to minimize the size of components that could potentially be damaged by fingers coming in close contact to the board surface.
10.6. HPM Handle Hole

The HPM shall require a hole interface to a mechanical handle. This handle solution may be implemented with, but is not limited to, a plastic handle. An example is shown in Figure 22.

Figure 22: Example Board Handling Feature

Implementors Note:
While the hole is required, HPM and / or System designers may choose to not utilize hardware in the hole location and instead provide alternate solutions to assist in board handling. As an example, if the hole location is not accessible when large thermal solutions are installed the designer may instead choose to provide a handling feature / touch point not tied to the HPM itself.

The hole location shall be near the Far side edge of the HPM. HPM Designers may choose to either:

1. Replace a required mid-board mounting hole along the Far Side edge (1 hole choice on Type 2 / Type 3, 2 hole choices on Type 4) with the board handle hole. Figure 23 demonstrates this using a Type 2/3 board for example purposes.

OR

2. Add an additional hole near the Far Side Edge with consideration for Compute Core Details such as cabling for HSIO.

The Board Handle hole may also be considered a mounting hole for structural purposes. For example, a designer does NOT need to place a board mounting hole in close proximity to the Board Handle Hole.

The board handle hole shall follow the required dimensions and KOZ in Figure 23.
Figure 23: Geometry and KOZ for HPM Handle Hole and Optional Placement Location
10.7. OCP NIC R3 and DC-SCM R2 at Near Edge Locations

This specification defines fixed placement for certain peripheral connectors to maximize reuse across designs.

These fixed peripheral subsystem connectors are:

- OCP NIC R3.0
- DC-SCM R2.0

Each of these peripherals leverages connectors defined by SFF-TA-1002, including centerline definitions referenced in the Figures of this specification (Refer to the DC-MHS Connector List for vendor part number details).

The location of each of the connectors shall be as defined in Figure 24.

Figure 24: Locations of OCP NIC 3.0 and DC-SCM 2.0
10.8. Platform Infrastructure Connector Placement

*Figure 25: Platform Infrastructure Connector Recommended Placements*
Figure 25 depicts the recommended location of the miscellaneous connectors defined in the M-PIC specification which are relevant to M-DNO HPMs. Additional information on these connectors is available in Section 12.2 – Section 12.6 of this document.

Note that a Type 2 board is represented but applicable dimensions are provided for all board types. These dimensions are intended to provide recommended connector locations that are consistent relative to the closest board corner across all board types.

To ease board layouts while maintaining interoperability, placement zones are specified in Figure 26 - Figure 28 that connectors may move within if they cannot be placed in the recommended location. Placement of these connectors shall always be within the specified zone. Note that the intrusion switch can share either the primary or secondary control panel zone.

*Figure 26: Intrusion, Control Panel, USB and PDB Management Placement Zones*
Figure 27: Boot Storage Placement Zone Type 2/3
**10.9. Near Side IO Connectors**

The M-DNO specification defines multiple HPM Type outlines which support different fixed riser configurations. In addition to any fixed riser implementation(s), cabled high speed I/O (HSIO) connectors may also be placed on the near side of the HPM.

**10.9.1. Cabled Near Side IO Connectors**

If cabled HSIO connectors are implemented, it is recommended to use the connector(s) defined in Section 12.1 with signaling defined by the M-XIO specification. Placement of these cabled
connectors is not defined but must adhere to primary side component height restrictions (Section 10.12).

10.9.2. **Fixed Riser Connector Locations**

To enable chassis and I/O subsystem reuse, three fixed riser locations are defined

- ½ Width M-DNO HPM Types (2/3) support Riser locations 1 and 2
- ¾ Width Types (4) also support Riser location 3.
- Implementation of each riser location is **optional** across all M-DNO board Types.
- HPMs which implement fixed risers shall do so in any / all of the three specified locations
- Utilization of the SFF-TA-1033 connector described in **Section 12.1** is strongly recommended

**Figure 29** dimensions the recommended riser connector in the appropriate (required) locations

While utilization of the recommended connector is encouraged, alternate riser connectors are permitted but shall adhere to the following rules as dimensioned in **Figure 30** and summarized in **Table 3**:

1. Connector locations are fixed horizontally (X – direction)
   a. The ‘X’ dimensions in **Figure 30** indicate riser centerlines. If a chosen connector centerline is offset from the riser centerline, the designer shall adjust the connector location to accomplish the defined Riser centerline.

2. Connector locations are fixed vertically (Y – direction)
   a. The dimensioned locations in **Figure 30** represent ‘Y’ length placement zones the connector must fit within
   b. Riser connectors ‘Y’ dimension shall not exceed the specified connector zone
   c. The riser connector shall be oriented such that the connector face closest to the near HPM board edge must align with the near end of the connector zone (i.e. must align to the 11.65mm reference from datum)

**Table 3:** Near IO Riser Attribute Requirements

<table>
<thead>
<tr>
<th>Item</th>
<th>Requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td>Connector Choice</td>
<td>Strongly recommended</td>
</tr>
<tr>
<td>X-dimension location</td>
<td>Required for each implemented riser location, regardless of connector choice</td>
</tr>
<tr>
<td>Y-dimension location</td>
<td>Required for each implemented riser location, regardless of connector choice</td>
</tr>
<tr>
<td>Retention hole X-Y location</td>
<td>Required, regardless of whether the riser is implemented or not</td>
</tr>
</tbody>
</table>

Note: Requirement 2c is intended to force a fixed placement for a given riser connector across HPMs from different designers to enable reuse of risers and other system elements.
Figure 29: Required Riser Locations with Recommended Connector

Figure 30: Fixed Riser Connector and Retention Hole Locations
10.10. Far Side IO Connectors

IO connector locations on the Far side of the HPM are not specified because they are all assumed to be cable-only connections and will not have major dependencies to chassis or subsystem reuse compatibility. The designer is free to choose/place these however they wish while respecting component height restrictions and other specified elements such as the Ingress / Egress power zone. It is recommended that high speed connectors placed on the Far Side leverage connector(s) described in Section 12.1.

10.11. Riser Retention Hole Requirements for Near Side

There are required holes associated with each Near IO fixed riser location regardless of whether the riser connector is implemented. The intent of requiring these holes is to always make retention holes available to system designers (including systems with cable based I/O).

These holes are intended to be used for mechanical module retention (such as PCIe Risers, or other modules that require mechanical retention in the HPM area). There is one associated hole per defined riser location as shown in Figure 30: Fixed Riser Connector and Retention Hole Locations.

- The retention holes associated with Riser 1 & Riser 2 are required on all M-DNO HPMs
- The retention hole associated with Riser 3 is required on all M-DNO Type 4 HPMs

Hole and pad dimensions follow standard mounting hole requirements as defined under Detail A of Figure 8: Hole Detail Reference.

Required KOZs around the holes are shown in Figure 31 (note that there is a slight top side deviation from standard mounting holes).

Figure 31: IO Module Retention Hole KOZs

System designers may choose the hardware and utilization method for riser retention. The hole location was selected to minimize impact of signal routing to the fixed riser locations as well as be accessible when cards are installed.
10.12. Primary Side Component Height Restrictions and KOZs

All M-DNO board types shall adhere to a common approach of three different component height restriction zones as shown in Figure 32 and Figure 33.

- The 12mm Zone is intended to allow for extended heatsinks and other thermal solutions while not prohibiting cabling of HSIO. Adherence to the 12mm zone is strongly recommended. While deviations are allowed, HPM designers should limit component selections which exceed the restriction to reduce interference with system design elements which will expect to inhabit this space and may cause system compatibility issues.

- The 11.3mm Zone is intended to avoid interference with PCIe CEM cards directly above the HPM and its peripherals. Adherence to the 11.3mm Zone is required.

- The 6mm Zone is the most restrictive and is intended to prevent interference with mechanical elements in support of the fixed riser locations and retention holes. Adherence to the 6mm Zone is required.

Zone height restrictions apply specifically to soldered circuit board components, mated connector heights or other mated assemblies of soldered components. This does NOT apply to heatsinks of any kind, shrouds or other mechanical parts that are added to the board at a later integration stage.

Allowed exceptions to these zones are:

- DIMM connectors
- Connectors in specified Fixed Riser locations (Section 10.9.2)
- Plugs to connectors placed by this specification (e.g. vertical PICPWR or USB plugs).

Note that Near IO connectors outside the specified Fixed Riser locations are NOT exempt and should adhere to the defined zone restrictions.

This specification does not specify a specific Keep Out Zone for cable enablement.
**Implementors Note:**

HPM designers must take care with component placements relative to cabled HSIO Connectors. Placements should allow for cable routing strategies beneath the defined maximum component heights. Failure to do so will limit potential system intercepts for the HPM.

HSIO Connectors placed beneath these thermal solutions will typically require right angle plugs to fit. SFF-TA-1016 / SFF-TA-1026 Right Angle Plugs require Lower Component Z-Heights on the HPM to provide for Cable Routing Paths away from the HSIO Connectors.

<table>
<thead>
<tr>
<th>Extended Heatsink</th>
</tr>
</thead>
<tbody>
<tr>
<td>HPM Component Height = 8mm - 9mm</td>
</tr>
</tbody>
</table>
Figure 32: Type 2 and 3 Primary Side Component Height Restriction Zones
10.13. Platform Custom Zone (Type 4 Only)

The Platform Custom Zone (PCZ) is defined as the Near HPM Edge between the Far side of the OCP NIC R3 and the board edge. This area is intentionally undefined, so that System Designers may provide their desired features for the target platform.

Only Type 4 HPMs support a PCZ (See Figure 2: M-DNO Board Type Layout Overview).

The specification defines some options that are considered common use cases, to promote greater compatibility between future HPMs.

10.13.1. Second OCP NIC R3

An HPM design may want to support a second OCP NIC R3. These HPM designs should follow the placement guidance in Figure 34 for the second connector.
10.13.2. Direct Dock E1.S

An HPM design may want to support direct docking E1.S (EDSFF) in the Platform Custom zone. These HPM designs should follow the placement guidance for SFF-TA-1002, 1C connectors in Figure 35. See M-PIC specification, chapter "E1.S Direct Attach Boot Storage" for complete connector and pinout guidance.

Figure 35: Direct Dock E1.S in Custom Zone
11. Power Zones

M-DNO compliant HPMs are assumed to Ingress / Egress 12V DC. While alternate voltages are under consideration for future versions (e.g. 48V DC implementations), this version assumes the burden for alternate power sources is placed on the system power delivery infrastructure (PDB, bus bar, etc.). For information on Power Management (including Power Gating and use of sideband signals) refer to the M-PIC specification.

Implementors Note:

The maximum allowed voltage drop from HPM ingress to HPM PICPWR egress connectors is dependent on system configurations, loading, and downstream load input requirements. Therefore, loading and maximum allowed voltage drop are expected to be defined in private and/or public HPM design specification(s) for system configurations supported per HPM design.

11.1. HPM Power Zone Overview

To enable a variety of system power configurations (See Section 14.2) there are two defined bi-directional power zones for each HPM type referred to as the “Near” and “Far” Ingress / Egress zones as shown in Figure 36. These zones are intentionally placed in opposing corners of the HPM to maximize flexibility of system orientation.

Additional power zones include power egress to DC-SCM, OCP NIC and each fixed Riser location.

Figure 36: M-DNO Power Zone Overview (Type 2 and 4 Depicted)
11.2. Near and Far Bi-Directional (Ingress / Egress) Power Zones

**Ingress / Egress Cabled Power Connector**

- **Power Connector Type**: 2x6+12SB and/or 2x3+6SB PICPWR.
  Refer to M-PIC Specification and [DC-MHS Connector List](#) for additional details.
- **Connector Power Rating**: 864W (2x6) / 486W (2x3)
- **Typical usage**: Power ingress to HPM and/or egress to peripheral subsystems

It is assumed that most systems will provide power to M-DNO based HPMs via a cabled solution from a Power Distribution Board (PDB).

To maximize reuse of power delivery across all M-DNO HPMs, the required connectors for all Ingress / Egress power is the 2x6+12SB or 2x3+6SB PICPWR. An example of the 2x3+6 and 2x6+12SB is depicted in Figure 37.

Refer to the M-PIC specification for more information on PICPWR compliant connectors.

![Figure 37: Example 2x3 + 6SB (Right Angle) and 2x6 + 12SB PICPWR Connector (Vertical)](image)

**Far Power Zone - Required**

The Far Power Zone is required such that any system capable of providing power to the Far Zone of the HPM can provide ingress power to all M-DNO designs. While it is required for the HPM to implement this zone, the connector(s) may be depopulated.

- Two connector locations are defined for each board type in the Far Power Zone. Refer to [Section 11.7](#) for specific locations per board Type.
- One of the two defined locations (PICPWR-1 / PICPWR-2) is required and shall implement a 2x6+12SB PICPWR connector.
- The second location is optional and may implement either a 2x6+12SB or 2x3+6SB PICPWR connector if implemented.
- HPM designers electing to implement only a single connector may choose between either of the two specified locations.
- The far power zone connectors should be capable of meeting the full HPM power budget when used for ingress.
Near Power Zone - Recommended
Due to the expected density of HPM designs in this area of the board, the Near Power Zone may be implemented at the discretion of the HPM designer. If Near zone power connectors are implemented, the connector(s) may be depopulated.

To increase the likelihood that this zone can be implemented, connectors may be placed anywhere within the designated zone area rather than having a fixed location. Refer to Section 11.7 for this zone outline.

Within the defined zone any combination of 2x3+6SB and 2x6+12SB PICPWR connectors are allowed.

To maximize system use cases, it is recommended that HPM designers provide as much Ingress / Egress capability as feasible given HPM layout constraints. At a minimum, a single 2x3+6 (for egress to a peripheral subsystem) is recommended.

Implementors Note:
If providing Ingress power via the Near Power Zone is desired, it is recommended that the connector configuration matches the connector configuration of the Far Power zone in order to maximize flexibility for Power Ingress / Egress.
11.3. Fixed I/O Riser Location Power

- **Power Connector Type**: Integrated within SFF-TA-1033 Recommended
  Refer to M-PIC Specification and [DC-MHS Connector List](#) for additional details.
- **Connector Power Rating**: 252W
- **Minimum Power Delivered to Connector by HPM**: 87W
  **Typical usage**: Power egress for 1 (required) or more (optional) 75W PCIe CEM Devices per Riser

For each implemented fixed riser location (up to three):
- HPMs shall deliver a minimum of 87W of power to the riser connector (See Table 4 for calculation of 87W effective total power required per slot). This requirement is defined to guarantee each riser location can support a minimum of one 75W PCIe CEM card and reduce power cabling requirements in dense systems.
- HPMs may deliver additional power to the riser connector to enable additional cards at each riser location.
- Additional supplemental I/O power (e.g. auxiliary power for a GPU) is not defined and is assumed to be provided directly by system infrastructure (e.g. cable from PDB).
- I/O Risers shall comply with M-PIC PICPWR sideband signaling requirements.

<table>
<thead>
<tr>
<th>Power Rail</th>
<th>75 W Slot¹</th>
</tr>
</thead>
<tbody>
<tr>
<td>+3.3Vaux</td>
<td>Generated on PCIe riser. Derived from +12V</td>
</tr>
<tr>
<td>+3.3V (Vcc3.3)</td>
<td>Generated on PCIe riser. Derived from +12V</td>
</tr>
</tbody>
</table>
| +12V Voltage Current | 12V nominal  
  7.25A total:  
  5.5 A (CEM 5.0) +  
  1.0A (VR conversion to Vcc3.3) +  
  0.35A (VR conversion to +3.3Vaux) +  
  0.40A (misc.) |
11.4. DC-SCM 2.0

- Power Connector Type: Refer to the OCP DC-SCM R2.0 spec (Refer to Section 13)
- Connector Power Rating: 50W (Refer to the OCP DC-SCM R2.0 spec)
- Typical usage: Power egress for DC-SCM 2.0

11.5. OCP NIC 3.0

- Power Connector Type: Refer to the OCP NIC R3.0 spec (Refer to Section 13)
- Connector Power Rating: 80W (Refer to the OCP NIC R3.0 spec)
- Typical usage: Power egress for OCP NIC 3.0

11.6. Platform Custom Zone (Type 4 Only)

Power to the Platform Custom Zone is not defined as it is considered implementation specific.

11.7. Ingress / Egress Power Connector Locations

As described in Section 11.1 the two Far power connector locations (PICPWR-1 and PICPWR-2) are fixed for each board type with common spacing between the two locations across all board types. Dimensioning is to Circuit 1 and is intended to be consistent for 2x6+12SB or 2x3+6SB selections.

PICPWR connectors placed within the near power zone shall be numbered beginning with PICPWR-3 and incrementing for each additional connector in order of proximity to the HPM Far side (e.g. PICPWR-3 closer to Far side than PICPWR-4).

The drawing and table within Figure 38 define the required location(s) for each board type.

Note that while for simplicity only a Type 2 board is depicted the dimensions listed are valid for other board types.
Figure 38: Near and Far Power Zone Connector Locations
12. I/O System (Electrical Interfaces)

The HPM shall be required to implement electrical interfaces that must be in compliance with the DC-MHS family of specifications. Refer to Section 6 for additional details.

HPM shall implement battery backed voltage interface per DC-SCM R2.0 "Battery Voltage" requirement.

This section provides additional guidance for specific connectors on M-DNO HPMs.

12.1. High Speed IO (HSIO) Connectors

HSIO connector selections are strongly suggested, but not required for compliance. Use of the suggested HSIO connectors will ensure broader compatibility with chassis, riser, and cable interfaces in the future.

Connector Choices shall be compliant with M-XIO specification.

Table 5: M-DNO Connector Recommendations

<table>
<thead>
<tr>
<th></th>
<th>Recommended Connector</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fixed Riser</td>
<td>SFF-TA-1033</td>
<td>Compatible with 1016 cabled solutions</td>
</tr>
<tr>
<td>Near HSIO</td>
<td>SFF-TA-1016</td>
<td>Common interconnect for cabled connections and Riser solutions</td>
</tr>
<tr>
<td>Far HSIO</td>
<td>SFF-TA-1016 or SFF-TA-1026</td>
<td>Appropriate due to low profile and ability to fit under thermal solutions with appropriate plug selection</td>
</tr>
</tbody>
</table>

Refer to the DC-MHS Connector List for vendor part number details.

The Near HSIO location and flexibility is further described in Section 10.9.

12.2. Internal USB

- **M-PIC Section Reference:** “Internal USB3 Connector”
- **Connector Requirement:** Required (may be de-populated)
- **Connector Placement:** Recommended fixed location provided, expanded zone allowed.
- **Connector:** Type A or C USB Compliant

Electrical implementation for an internal USB3 connector follows the M-PIC specification. It is strongly recommended that HPMs implement a Type A connector. For M-DNO HPMs the connector shall be placed as defined in Section 10.8.
12.3. Intrusion Switch

- **M-PIC Section Reference:** “Intrusion Switch”
- **Connector Requirement:** Required (may be de-populated)
- **Connector Placement:** Recommended fixed location provided, expanded zone allowed.
- **Connector:** Refer to M-PIC Specification and DC-MHS Connector List

Electrical implementation for the intrusion switch follows the M-PIC specification. For M-DNO HPMs the connector shall be placed at the location defined in Section 10.8.

12.4. Boot Storage

- **M-PIC Section Reference:** “Boot Storage”
- **Connector Requirement:** Recommended
- **Connector Placement:** Recommended fixed location provided, expanded zone allowed.
- **Connector:** Refer to M-PIC Specification and DC-MHS Connector List

Electrical implementation for boot storage follows the M-PIC specification. Due to HPM layout density it is expected that the Cable Optimized connector will be more prevalent in M-DNO designs. Type 4 M-DNO HPMs may choose to utilize the platform custom zone to enable the Direct Attach Boot Storage option. The location for Boot Storage shall follow Section 10.8.

12.5. Control Panel

- **M-PIC Section Reference:** “Control Panel Interfacing”
- **Connector Requirement:** Primary Required (may be de-pop), Secondary Optional
- **Connector Placement:** Recommended fixed location provided, expanded zone allowed
- **Connector:** Refer to M-PIC Specification and DC-MHS Connector List

Electrical implementation for the Control Panel(s) follows the M-PIC specification. For M-DNO HPMs the Primary Control Panel is required while the Secondary Control Panel is optional, the location of both control panel connectors shall follow Section 10.8.

12.6. PDB Management Connector

- **M-PIC Section Reference:** “PDB Management Connector”
- **Connector Requirement:** Required (may be de-populated)
- **Connector Placement:** Recommended fixed location provided, expanded zone allowed.
- **Connector:** Refer to M-PIC Specification and DC-MHS Connector List

Electrical implementation for the PDB Management Connector follows the M-PIC specification. For M-DNO HPMs implementation of this connector is required and the location is defined in Section 10.8.
13. References

**Relevant Open Compute Specifications**

This specification also relies on the following Open Compute Project specifications:

1. OCP Server Network Interface Card (NIC) 3.0 – Specifies NIC card form factors targeting a broad ecosystem of NIC solutions and system use cases.
   
   Mezz (NIC) » Open Compute Project

2. OCP Datacenter Secure Control Module (DC-SCM) 2.0 – Specifies an SCM designed to interface to an HPM to enable a common management and security infrastructure across platforms within a data center.
   
   Hardware Management/Hardware Management Module - OpenCompute

**Additional Industry References**

- ASMEY14.5 – 2018 Dimensioning and Tolerancing
- Open Rack V3
- SNIA SFF-TA-1002
- SNIA SFF-TA-1016
- SNIA SFF-TA-1026
- Open19
14. Supplemental Material

14.1. M-DNO Conceptual Implementation Examples

The M-DNO specification has multiple form factor types to address various product types and sizes. In this section some of the possible configurations and usages for the different Types will be shown.

Note: Image representation of elements may not be to scale, and is subject to change

It is understood that the configurations shown represents a small sample of what could be possible. This section also conveys the reasoning behind the different sizes of HPM associated with the three types.

Type 2

The Type 2 HPM was optimized to provide an ideal solution for Dense (1/2 Width) 1 Socket designs. Type 2 is intended to support PCIe direct attach risers and EVAC thermal solutions as well as larger CPU sockets.

Type 2 Configuration Example – 1 Node Edge
The Type 2 HPM would also be applicable for traditional enterprise server applications in or 1U or 2U heights. The variability of capabilities for I/O and Storage would be plentiful and facilitated by different riser, cable, and mid-plane configurations.

**Type 2 Configuration Example – Enterprise Server**
The Type 2 HPM would also be suitable for 2 (or 4) Node products.

**Type 2 Configuration Example – 2 Node**
Type 3

The Type 3 HPM grows in depth to allow 2 socket “shadow core” designs, specifically to support 2 Nodes across a chassis. In this configuration the ability to utilize the full PCIe resources is deprioritized. The ability to support EVAC thermal solutions would be applicable.

Type 3 Configuration Example – 4 Node
Type 4

The Type 4 HPM is the only Type to grow in width. The primary driver for the Type 4 form factor is ability to support a dual socket “spread core” 2 Node product with adjacent PSUs in a 19” (or larger) rack. To achieve this 2 socket design a concession is made on memory socket support so that only one DIMM per channel is expected on an 8 channel per socket architecture. The other features intended to be supported on a Type 4 HPM would be full PCIe lane count, and EVAC thermal solutions.

Type 4 Configuration Example – 2 Socket Spread Core
Another possible Type 4 HPM would be a 8 memory channel CPU with 2 DIMMS per channel as in Type 2, but with more on board peripherals than the other ½ width Types.

**Type 4 Configuration Example – Expanded Features 1 Node**
Multi-Node Specific

Multi-Node Adaptation

As described in the Power Zone Section 11.1, multi-node HPMs may choose to adapt the HPM to add board to board connectors on the Far board edge intended to directly mate into chassis power infrastructure (mid-plane, PDB, bus bar etc.).

Un-adapted HPMs can also be leveraged with this type of chassis infrastructure by leveraging an interposer board between the HPM and the chassis infrastructure.

The example below depicts using an un-adapted HPM on the left and an adapted HPM on the right in a similar system. For this example, shown is a Type 2 node opting to “float” the DC-SCM and NIC cards as opposed to placing them Co-Planar. Additionally, a 21” chassis is depicted.
Multi-Node Management

How to deploy a multi-node management infrastructure using base specification compliant HPMs is outside of the scope of this specification. However, various common methodologies were evaluated to ensure that M-DNO compliant HPMs could be leveraged into these infrastructures. As an example, a small low-cost local node controller could be connected to the DC-SCM 4C+ connector and then connected to a chassis manager or multi-node controller.
14.2. M-DNO Power Zone Usage

Examples

The M-DNO specification provides some flexibility to HPM implementors and system designers when it comes to Power Zone Usage. In this section, demonstration of some expected configurations leveraging these various options are conveyed. For simplicity's sake, the different power flows are demonstrated using the same HPM board Type (Type 2), however the power zone use case flexibility is common across all board types.

The first example listed below shows a simple monolithic (one HPM) system where PSUs feed power to the system PDB, the HPM power zones are utilized in the minimum required model:

- Far Side Ingress: Power from PDB to HPM
- Far Side Egress: None
- Near Side Ingress: None
- Near Side Egress: None
- Supplemental Power to I/O: None

Example 1: Monolithic Basic One Zone Ingress

![Diagram of Monolithic Basic One Zone Ingress]
In the second example below, a monolithic (one HPM) system where PSUs feed power to the system PDB is shown. However, in this example, the optional Near Side power zone is leveraged:

- Far Side Ingress: Power from PDB to HPM
- Far Side Egress: None
- Near Side Ingress: None
- Near Side Egress: Supplemental power cable to CEM card aux (Note that the PICPWR definition requires a control an active cable to power gate these cables)
- Supplemental Power to I/O: From Near Zone (These cables could also be sourced from the PDB directly and would not require an active cable to power gate as control logic could be based on the PDB.)
- Note that because the HPM depicted supports both power Ingress / Egress zones the same HPM could be used in systems which leverage the far side for ingress power

**Example 2: Monolithic Leveraging Both Zones**
The third example below illustrates a multi-node (>1 HPM) system with a Far Side PDB that could be supplied via PSUs, system level bus bars, or even rack level power distribution.

- Far Side Ingress: Power from PDB to HPM (while these connections are depicted with cables the HPM could also be adapted to support a board-to-board connector to chassis power infrastructure like a PDB as noted in Section 11.1)
- Far Side Egress: None
- Near Side Ingress: None
- Near Side Egress: None
- Supplemental Power to I/O: From the PDB directly (do not require a “puck” as control logic could be based on the PDB)

**Example 3: Multi-node with Far Side PDB**
The fourth example below demonstrates a multi-node (>1 HPM) system with a Near Side PDB that could be supplied via PSUs, system level bus bars or even rack level power distribution.

- Far Side Ingress: None
- Far Side Egress: Used to power Storage peripheral subsystem,
- Near Side Ingress: Power from PDB to HPM (cabled)
- Near Side Egress: None
- Supplemental Power to I/O: None
- Note that because the HPM depicted supports both power Ingress / Egress zones the same HPM could be used in systems which use to leverage the far side for ingress power

**Example 4: Multi-node with Near Side PDB**
14.3. M-DNO CAD Files

M-DNO CAD files are available at the following link:

https://drive.google.com/drive/folders/1YcDWJLH6FwTnaC7UJDD8jyS25bJHp2Z

**CAD Snapshot (Type 2 Example)**