

# Hyperscale NVMe Boot SSD Specification

Version 1.0

Author: Karthik Shivaram, Ross Stenfort - Meta

Author: Andrés Lagar-Cavilla, Charles Kunzman, Mike Branch, Alex

Eisner, Michael Leung, Aaron Lee, Nicholas Maddy - Google

| License OWF Option   | 6  |
|--|----|
| Overview   | 7  |
| Scope  | 7  |
| Drive Capacity Requirement   | 7  |
| NVM Express Requirements   | 7  |
| Overview   | 7  |
| NVMe Reset Supported   | 8  |
| NVMe Controller Configuration and Behavior                                 | 8  |
| Shutdown Notification Implementation (Graceful Power Cycle)                | 8  |
| Time to Ready  | 8  |
| NVMe Admin Command Set   | 9  |
| UUID for OCP NVMe SSD Specific Information                                 | 10 |
| Format NVM Implementation  | 10 |
| Namespace Management   | 11 |
| Identify Controller & Namespace  | 12 |
| Firmware Update/Downgrade Requirements                                     | 12 |
| Log Pages Support  | 13 |
| Extended SMART Log Requirements  | 14 |
| SMART / Health Information Extended (Log Identifier C0h)                   | 15 |
| Hardware Revision Log (Log Identifier C6h)                                 | 24 |
| Set/Get Features Requirements  | 30 |
| General Get Feature Requirements   | 30 |
| Volatile Write Cache Settings  | 30 |
| Power Management   | 30 |
| Host Controlled Thermal Management   | 30 |
| Clear PCIe Correctable Error Counters (Feature Identifier C3h) Set Feature | 30 |
| NVMe I/O Command Set   | 31 |
| De-Allocation Requirements   | 32 |
| Optional NVMe Features   | 32 |
| PCIe Requirements  | 33 |
| Overview   | 33 |
| Compliance   | 33 |
| Lane Width & Link Speed  | 33 |

| Maximum Payload Size  | 33  |
|---|---|
| Lane reversal   | 33  |
| Boot Requirements   | 33  |
| Reset Support   | 34  |
| PCIe Error Logging  | 34  |
| Low Power Modes   | 34  |
| Reliability   | 35  |
| UBER  | 35  |
| SSD Operational Life  | 35  |
| AFR (Annual Failure Rate)   | 35  |
| End to End Data Protection  | 35  |
| Background Data Refresh (BDR)   | 36  |
| Background Data Flush (BDF)   | 36  |
| Data Integrity  | 36  |
| Command & Completion Timeout  | 37  |
| EOL Requirements  | 37  |
| Degraded Mode Behavior  | 38  |
| Endurance   | 38  |
| Endurance data  | 38  |
| Retention conditions  | 39  |
| Shelf Life  | 39  |
|   | 40  |
| Endurance Targets   | 40  |
| Endurance Targets Wear Leveling   | 40  |
| -   |   |
| Wear Leveling   | 40  |
| Wear Leveling  Performance  | 40<br><b>41</b>                                     |
| Wear Leveling  Performance  Boot SSD Performance Requirements   | 40<br><b>41</b><br>41                               |
| Wear Leveling  Performance  Boot SSD Performance Requirements  Boot Drive Sustained Bandwidth and IOPS Targets  | 40<br><b>41</b><br>41<br>41                         |
| Wear Leveling  Performance  Boot SSD Performance Requirements  Boot Drive Sustained Bandwidth and IOPS Targets  Boot Drive Performance Measurement Process (PMP)  | 40<br><b>41</b><br>41<br>41<br>41                   |
| Wear Leveling  Performance  Boot SSD Performance Requirements  Boot Drive Sustained Bandwidth and IOPS Targets  Boot Drive Performance Measurement Process (PMP)  Boot-Drive Latency (QoS) Targets:   | 40<br><b>41</b><br>41<br>41<br>41<br>44             |
| Wear Leveling  Performance  Boot SSD Performance Requirements  Boot Drive Sustained Bandwidth and IOPS Targets  Boot Drive Performance Measurement Process (PMP)  Boot-Drive Latency (QoS) Targets:  TRIM Performance                               | 40<br><b>41</b><br>41<br>41<br>41<br>44<br>45       |
| Wear Leveling  Performance  Boot SSD Performance Requirements  Boot Drive Sustained Bandwidth and IOPS Targets  Boot Drive Performance Measurement Process (PMP)  Boot-Drive Latency (QoS) Targets:  TRIM Performance  TRIM Rate Targets            | 40<br><b>41</b><br>41<br>41<br>41<br>44<br>45<br>45 |
| Wear Leveling  Performance  Boot SSD Performance Requirements  Boot Drive Sustained Bandwidth and IOPS Targets  Boot Drive Performance Measurement Process (PMP)  Boot-Drive Latency (QoS) Targets:  TRIM Performance  TRIM Rate Targets  BootBench | 40<br><b>41</b><br>41<br>41<br>44<br>45<br>45<br>45 |

| Basic Security Requirements  | 48 |
|--|----|
| Secure Boot  | 51 |
| Secure boot rooted in hardware.                                      | 51 |
| Core Root of Trust Measurement.                                      | 51 |
| Debug & Failure Analysis Support                                     | 52 |
| Debug Log Requirements   | 52 |
| NVMe CLI Management Utility  | 53 |
| NVMe CLI Plug-in Requirements  | 53 |
| NVMe CLI Plug-In Nomenclature/Functional Requirements                | 54 |
| NVMe-CLI Command Output Data Format                                  | 56 |
| Human-Readable/ Plain Text Format                                    | 56 |
| JSON Format  | 58 |
| Performance Monitoring   | 60 |
| Mechanical   | 60 |
| Form factor  | 60 |
| Electrical   | 60 |
| Power consumption  | 60 |
| Power Consumption Methodology & Requirements                         | 60 |
| Host Based Power & Thermal Management                                | 61 |
| Voltage Detector   | 61 |
| SMBus Support  | 62 |
| PCIe Link Equalization   | 62 |
| GND Pins   | 62 |
| Thermal  | 62 |
| Operating Conditions   | 62 |
| Data Center Altitude   | 62 |
| Operational Temperature/ Relative Humidity                           | 62 |
| Non-Operational Temperature/Relative Humidity                        | 63 |
| Thermal Throttling   | 63 |
| Out-of-Band Management Support                                       | 64 |
| NVMe Basic Management Command (Appendix A) Requirements              | 64 |
| VPD  | 65 |
| NVMe Basic Management Command (Appendix A NVMe-MI Spec.) Data Format | 65 |
| NVMe-MI Requirements   | 67 |

| Labeling Requirements   | 68 |
|---|----|
| Label Requirements  | 68 |
| Environmental Considerations                                  | 74 |
| RoHS Compliance   | 74 |
| ESD Compliance  | 74 |
| Sustainability Requirements                                   | 74 |
| Shock and Vibration Requirements                              | 74 |
| Appendix A: CLA Format  | 76 |
| Appendix B: Meta Unique Requirements                          | 78 |
| Performance:  | 78 |
| IO.go Targets   | 78 |
| FileDelete & FileAppend Targets                               | 78 |
| Label:  | 78 |
| Customer Defined Separator                                    | 78 |
| Appendix C: Google Unique Requirements                        | 79 |
| Security:   | 79 |
| Label:  | 79 |
| Customer Defined Separator                                    | 79 |
| Endurance Targets:  | 79 |
| Google requires the device to meet the following requirements | 79 |
| Appendix D: Guidance on Implementation of GUIDs               | 80 |

#### 1 License OWF Option

#### 1.1. OPTION B: Open Web Foundation (OWF) CLA

Contributions to this Specification are made under the terms and conditions set forth in Open Web Foundation Contributor License Agreement ("OWF CLA 1.0") ("Contribution License") by:

Google

Meta

You can review the signed copies of the applicable Contributor License(s) for this Specification on the OCP website at

http://www.opencompute.org/products/specsanddesign Usage of this Specification is governed by the terms and conditions set forth in **Open Web Foundation Final Specification Agreement ("OWFa 1.0") ("Specification License").** 

You can review the applicable Specification License(s) executed by the above referenced contributors to this Specification on the OCP website at <a href="http://www.opencompute.org/participate/legal-documents/">http://www.opencompute.org/participate/legal-documents/</a>

#### Notes:

1) The following clarifications, which distinguish technology licensed in the Contribution License and/or Specification License from those technologies merely referenced (but not licensed), were accepted by the Incubation Committee of the OCP:

NONE

2) The above license does not apply to the Appendix or Appendices. The information in the Appendix or Appendices is for reference only and non-normative in nature.

NOTWITHSTANDING THE FOREGOING LICENSES, THIS SPECIFICATION IS PROVIDED BY OCP "AS IS" AND OCP EXPRESSLY DISCLAIMS ANY WARRANTIES (EXPRESS, IMPLIED, OR

OTHERWISE), INCLUDING IMPLIED WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, OR TITLE, RELATED TO Date: XXXX, 2XXXX Page 5 Open Compute Project • THE SPECIFICATION. NOTICE IS HEREBY GIVEN, THAT OTHER RIGHTS NOT GRANTED AS SET FORTH ABOVE, INCLUDING WITHOUT LIMITATION, RIGHTS OF THIRD PARTIES WHO DID NOT EXECUTE THE ABOVE LICENSES, MAY BE IMPLICATED BY THE IMPLEMENTATION OF OR COMPLIANCE WITH THIS SPECIFICATION. OCP IS NOT RESPONSIBLE FOR IDENTIFYING RIGHTS FOR WHICH A LICENSE MAY BE REQUIRED IN ORDER TO IMPLEMENT THIS SPECIFICATION. THE ENTIRE RISK AS TO IMPLEMENTING OR OTHERWISE USING THE SPECIFICATION IS ASSUMED BY YOU. IN NO EVENT WILL OCP BE LIABLE TO YOU FOR ANY MONETARY DAMAGES WITH RESPECT TO ANY CLAIMS RELATED TO, OR ARISING OUT OF YOUR USE OF THIS SPECIFICATION, INCLUDING BUT NOT LIMITED TO ANY LIABILITY FOR LOST PROFITS OR ANY CONSEQUENTIAL, INCIDENTAL, INDIRECT, SPECIAL OR PUNITIVE DAMAGES OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS SPECIFICATION, WHETHER BASED ON BREACH OF CONTRACT, TORT (INCLUDING NEGLIGENCE), OR OTHERWISE, AND EVEN IF OCP HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#### 2 Overview

This document is to define the requirements for a Hyperscale NVMe<sup>™</sup> Boot SSD for use in data centers.

## 3 Scope

This document covers requirements for a PCIe-attached Boot SSD using NVM Express.

## **4 Drive Capacity Requirement**

| Requirement ID | Description   |
|----------------|---|
| BOOT-CAP-1     | The device should be offered in the following usable user capacities: |
|                | <ul> <li>128GB, 256GB,512GB, 1024GB and 2048GB</li> </ul>             |

## **5 NVM Express Requirements**

#### 5.1 Overview

| Requirement ID | Description  |
|----------------|--|
| NVMe-1         | The device shall comply with all required features of the NVMe 1.4c Specification and those features amended by this specification.          |
| NVMe-2         | Any optional features supported by the device not described in this document shall be clearly documented and disclosed to the customer.      |
| NVMe-3         | Any vendor unique features supported by the device not described in this document shall be clearly documented and disclosed to the customer. |

#### **5.2** NVMe Reset Supported

| Requirement ID | Description   |
|----------------|---|
| NVMeR-1        | NVMe Controller Reset (CC.EN cleared to 0b) shall be supported. |

## **5.3** NVMe Controller Configuration and Behavior

| Requirement ID | Description   |
|----------------|---|
| NVMe-CFG-1     | The default arbitration shall be Round-Robin.   |
| NVMe-CFG-2     | The device shall support a Maximum Data Transfer Size (MDTS) value of at least 256KB. |
| NVMe-CFG-3     | The device firmware shall support reporting of Controller Fatal Status (CSTS.CFS).    |

## **5.3.1** Shutdown Notification Implementation (Graceful Power Cycle)

| Requirement ID | Description   |
|----------------|---|
| SHN-1          | The Shutdown Notification completion (CSTS.SHST) shall be received within 5s of setting CC.SHN bit to 1b, if RTD3 entry latency is not supported. |
| SHN-2          | The device shall support the CC.SHN Normal and Abrupt Shutdown Notifications.   |
| SHN-3          | When safe shutdown is completed successfully, the device should not enter a rebuild/recovery mode on the next power on.                           |
| SHN-4          | Shutdown Notification shall trigger flushing of all content within the device's internal volatile areas (For example: SRAM/ DRAM cache).          |
| SHN-5          | In case of Normal shutdown operation when CSTS.SHST is set to 10b, no data loss is tolerated.   |
| SHN-6          | An unexpected shutdown event shall not make the device non-functional under any conditions.   |

### 5.3.2 Time to Ready

| Requirement ID | Description  |
|----------------|--|
| TTR-1          | The device is expected to service I/O and ADMIN commands as soon as CSTS.RDY     |
|                | is set to 1b.  |
| TTR-2          | The device shall keep CSTS.RDY = 0 until the device is able to service commands. |

| TTR-3A | The device shall become ready indicated by setting CSTS.RDY=1 within 20s in case of an unexpected shutdown.   |  |              |
|--------|---|--|--------------|
| TTR-3B | The device shall become ready within 8s in case of an expected shutdown.  |  |              |
| TTR-4  | The CAP.TO register shall reflect the worst-case time required to be ready as defined in TTR-3A.  |  |              |
| TTR-5  | After CSTS.RDY is set to 1b, the device shall complete the following commands in 1 second from when a valid command is fetched from the submission queue. |  |              |
|        | Type of   | Command Description  | Command      |
|        | Command   |  | Opcode       |
|        |   | Identify   | 0x6          |
|        |   | Get Feature (FID 0x1, 0x6, 0x7, 0x8, 0x9, 0xB)   | 0xA          |
|        |   | Set Feature (FID 0x1, 0x6, 0x7, 0x8, 0x9, 0xB)   | 0x9          |
|        | ADMIN   | Delete I/O Submission Queue  | 0x0          |
|        |   | Delete I/O Completion Queue  | 0x4          |
|        |   | Create I/O Submission Queue  | 0x1          |
|        |   | Create I/O Completion Queue  | 0x5          |
|        | 10  | Read   | 0x2          |
| TTR-6  | be assumed the set to 00b   | SHN register is written to notify the device to shutdo hat power will be lost even after CC.EN is cleared to C. Under these conditions the device shall continue | b and CC.SHN |
|        | reliability requ  | uirements.   |              |

#### **5.4 NVMe Admin Command Set**

The device shall support the following mandatory and optional NVMe admin commands:

| Requirement ID | Description   |
|----------------|---|
| NVMe-AD-1      | The device shall support all mandatory NVMe admin commands.   |
| NVMe-AD-2      | <ul> <li>Identify – The following mandatory and optional CNS values shall be supported:</li> <li>CNS 0x0 (Identify Namespace Data Structure)</li> <li>CNS 0x1 (Identify Controller Data Structure)</li> <li>CNS 0x2 (Active Namespace List)</li> <li>CNS 0x3 (Namespace Identification Descriptor list)</li> <li>CNS 0x12 (Controller List of controllers attached to the specified NSID)</li> <li>CNS 0x13 (Controller List of controllers that exist in the NVM subsystem)</li> </ul> |
| NVMe-AD-3      | Namespace Management command shall be supported.  |
| NVMe-AD-4      | Namespace Attachment command shall be supported.  |
| NVMe-AD-5      | Format NVM command shall be supported. The following Secure Erase Settings (SES) settings shall be supported:  • 001b (User Data Erase)  • 010b (Crypto Erase)  |

| NVMe-AD-6  | The device shall support the Sanitize command and meet NIST SP800-88r1 Purge requirements. Block Erase (010b) and Crypto Erase (100b) sanitize operations shall be supported.   |  |  |  |
|------------|---|--|--|--|
| NVMe-AD-7  | The device shall enable reads to sanitized LBAs to meet validation of sanitized areas per NIST SP800-88r1. Specifically, No Deallocate After Sanitize shall not be supported. Sanitize Capabilities (SANICAP) bit No Deallocate Inhibited (NDI) shall be set to 1 to indicate that Deallocate will always be performed during Sanitize. Consequently, LBAs shall return all 0s or all 1s after a successful Sanitize command in any mode. |  |  |  |
| NVMe-AD-8  | If a Read occurs to a Sanitized LBA prior to that LBA being written, the device complete the Read and return successful completion status.  |  |  |  |
| NVMe-AD-9  | Firmware Image Download command shall be supported.   |  |  |  |
| NVMe-AD-10 | Firmware Commit command shall be supported.   |  |  |  |
| NVMe-AD-11 | Device Self-Test command shall be supported.  |  |  |  |
| NVME-AD-12 | The device shall support Identify command UUID List functionality (CNS value 17h).  |  |  |  |

#### 5.4.1 UUID for OCP NVMe SSD Specific Information

A UUID has been defined for use in commands to ensure that the vendor specific Log Identifiers and Feature Identifiers used in this specification access the functionality defined in this specification (i.e., and do not access other vendor specific functionality that may use the same vendor specific identifiers).

| Requirement ID | Description  |  |  |  |  |
|----------------|--|--|--|--|--|
| UUID-1         | The UUID List (NVMe-AD-12) shall contain a UUID List Entry that contains the UUID value EDDACD68-474C-4354-8758-D8182AA54B32. The Identifier Association field in that UUID List Entry shall be cleared to 00b.  |  |  |  |  |
| UUID-2         | The Get Features and Set Features commands shall support UUID Index functionality.   |  |  |  |  |
| UUID-3         | <ul> <li>A Get Features command or a Set Features command with:</li> <li>the UUID Index of the UUID (UUID-1) in the UUID List (NVMe-AD-12) or a zero UUID Index;</li> <li>and a vendor-specific Feature Identifier that is used in this specification (See Section 5.4.7) shall access the vendor specific Feature defined in this specification.</li> </ul> |  |  |  |  |
| UUID-4         | The Get Log Page command shall support UUID Index functionality.   |  |  |  |  |
| UUID-5         | <ul> <li>A Get Log Page command with:</li> <li>the UUID Index of the UUID (UUID-1) in the UUID List (NVMe-AD-12) or a zero UUID Index;</li> <li>and a vendor-specific Log Page Identifier that is used in this specification (See Section 5.4.6) shall access the vendor specific Log Page defined in this specification.</li> </ul>                         |  |  |  |  |

#### **5.4.2 Format NVM Implementation**

This section describes the behavior of NVM Format ADMIN command.

| Requirement ID | Description  |  |  |
|----------------|--|--|--|
| FORMAT-1       | <ul> <li>Format NVM Behavior: <ul> <li>Crypto Erase option which deletes all the encryption keys shall be supported.</li> <li>User Data Erase option shall be supported and wipes (i.e. erases from the physical media) the full Namespace Capacity (including grown bad-blocks, within deallocated LBAs, over-provisioned blocks etc.)</li> </ul> </li> </ul> |  |  |
| FORMAT-2       | Format shall not be blocked by any Security Protocol Command (such as <i>Block SID or Security Freeze Lock</i> ) issued by the BIOS and the device is in an UNLOCKED state.  |  |  |
| FORMAT-3       | Format shall not be blocked due to issuance of TCG BlockSID command.   |  |  |
| FORMAT-4       | A successful completion status (00h) of Format NVM command with the SES field set to 0x1 (User Data Erase) will mean that all user data has been wiped off (i.e., erased from the physical media) the device.  |  |  |
| FORMAT-5       | SMART Attributes ( <i>including Extended SMART</i> ) shall not be reset on completion of a Format command.   |  |  |

#### **5.4.3** Namespace Management

The namespace management command along with the attach/detach commands may be used to increase SSD over-provisioning beyond the default minimum over-provisioning.

| Requirement ID | Description   |                        |                        |  |  |  |  |
|----------------|---|------------------------|------------------------|--|--|--|--|
| NSM-1          | From the factory, the device shall have one namespace whose size is the maximum capacity supported.   |                        |                        |  |  |  |  |
| NSM-2          | The device shall support being configured to the following OP settings using Namespace Management for a 512GB device capacity:                          |                        |                        |  |  |  |  |
|                | Typical OP Usage  | LBA Count (Hex) (512B) | LBA Count (Dec) (512B) |  |  |  |  |
|                | OP = 7%   | 0x3771BA50             | 930200144              |  |  |  |  |
|                | OP = 20%  | 0x2FBDA570             | 800957808              |  |  |  |  |
|                | <b>OP = 28</b> % 0x2AECB148 720154952   |                        |                        |  |  |  |  |
|                | <b>OP = 50%</b> 0x1DCF0958 500107608  |                        |                        |  |  |  |  |
|                | OP=Default (0%)         0x3B9E12B0         1000215216   |                        |                        |  |  |  |  |
|                |   |                        |                        |  |  |  |  |
| NSM-3          | Asynchronous event notification related to Namespace Management shall be supported, specifically <i>Namespace Attribute Changed</i> shall be supported. |                        |                        |  |  |  |  |
| NSM-4          | When creating a namespace, the default "Formatted LBA Size" parameter   |                        |                        |  |  |  |  |
|                | (FLBAS = 0) in the Identify Namespace Data Structure (Byte 26) shall correspond to the default sector size set at the factory.                          |                        |                        |  |  |  |  |
| NSM-5          | When formatting the device with the Format command, the default "LBA  |                        |                        |  |  |  |  |
|                | Format" parameter (LBAF = 0) in Command DWORD 10 bits 3:0 shall correspond  |                        |                        |  |  |  |  |
|                | to the default sector size set at the factory.  |                        |                        |  |  |  |  |
| NSM-6          | Namespace Utilization (NUSE) shall be supported. The NUSE shall be equal to   |                        |                        |  |  |  |  |
|                | the number of logical blocks currently allocated in the namespace. NUSE shall   |                        |                        |  |  |  |  |

|       | not be hardcoded to be equal to NCAP. See below for an example on a 200GB  |
|-------|--|
|       | device:  |
|       | 1. After a Format NVM command User Data Erase (SES = 001b) or NVM  |
|       | Deallocate is completed, NUSE would be zero. And the usage data would reflect that: 0.00GB.                                    |
|       | <ol><li>After writing 1GB worth of data, the usage data may show the<br/>following: 1.00GB.</li></ol>                          |
|       | 3. After filling the device, the usage data may show the following: 200.00GB.  |
|       | 4. If the host issues a 10GB de-allocate command and de-allocated the data, the usage data would show the following: 190.00GB. |
| NSM-7 | An over-provisioned device shall provide performance and endurance benefits of over-provisioning.                              |

## **5.4.4** Identify Controller & Namespace

| Requirement ID | Description  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|
| IDENTIFY-1     | The field tNVMCAP shall be populated to reflect the total NVM capacity in the NVM subsystem, in bytes.   |  |  |  |  |  |  |
| IDENTIFY-2A    | The device shall support 512-byte logical block sizes as the default sector size with the following LBA Format structure settings:  • Relative Performance(RP): 0x0 (Best)/ 0x1 (Better)/ 0x2 (Good)  • LBA Data Size (LBADS): 9 (512 byte sector size)  • Metadata Size (MS): 0x0 (No Metadata) |  |  |  |  |  |  |
| IDENTIFY-2B    | The device shall support 4096-byte logical block size with the following LBA Format structure settings:  • Relative Performance(RP): 0x0 (Best)/ 0x1 (Better)/ 0x2 (Good)  • LBA Data Size (LBADS): 12 (4096 byte sector size)  • Metadata Size (MS): 0x0 (No Metadata)                          |  |  |  |  |  |  |
| IDENTIFY-3     | The device shall support a minimum of 1 Namespace.   |  |  |  |  |  |  |
| IDENTIFY-4     | The Serial Number (SN), Model Number (MN), and FRU Globally Unique Identifier (FGUID) shall not change under any conditions.   |  |  |  |  |  |  |
| IDENTIFY-5     | The Serial Number and Model Number shall not contain any of the customer-defined separators (see LABL-5).  |  |  |  |  |  |  |

## **5.4.5** Firmware Update/Downgrade Requirements

| Requirement ID | Description   |  |  |  |
|----------------|---|--|--|--|
| FWUP-1         | Devices shall not have any restrictions on the number of firmware downloads supported.      |  |  |  |
| FWUP-2         | The Firmware Commit command with the following Commit Action (CA) codes shall be supported: |  |  |  |
|                | 000b – Download only.   |  |  |  |
|                | <ul> <li>001b – Download and activate upon reset.</li> </ul>                                |  |  |  |
|                | • 010b – Activate upon reset.   |  |  |  |

|        | • 011b Activate immediately without reset   |
|--------|---|
|        | 011b – Activate immediately without reset.  |
| FWUP-3 | For firmware commit action 011b (firmware activation without reset), the device shall complete the firmware activation process and be ready to accept host IO and admin commands within 10 seconds from the receipt of the Firmware Commit command. The Maximum Time for Firmware Activation (MTFA) field shall not exceed 64h. |
| FWUP-4 | When attempting to downgrade to incompatible firmware revision, the device shall return Firmware Activation Prohibited (13h) status to a Firmware Commit command. All lower security revision firmware images shall be considered incompatible.   |
| FWUP-5 | The device shall not become non-functional upon upgrade/ downgrade under any conditions.  |
| FWUP-6 | The firmware image in each valid firmware slot shall have multiple copies of the firmware image for reliability. The corruption of a single copy of the firmware image shall not result in the device no longer functioning.  |
| FWUP-7 | Unless others specified by this specification, firmware activation shall not cause data to be lost or destroyed. e.g. User Data, Log Pages (e.g. SMART Data), Internal Logs & Data-Structures etc.  |
| FWUP-8 | Firmware activation without reset shall preserve the running state of the device (e.g., Opal locking state, Set Features, Timestamp, etc.).   |


5.4.6 Log Pages SupportThis section describes log page support for this device.

| Requirement ID | Description   |  |  |       |  |  |  |
|----------------|---|--|--|-------|--|--|--|
| LP-1           | All mandatory log pages as specified in NVMe specifications 1.4c.   |  |  |       |  |  |  |
| LP-2           | The Percentage Used field in the SMART / Health Information (Log Identifier 02h) shall be based on the average P/E cycle of the device. The Percentage Used field in SMART/ Health Information shall not be affected by the Power on Hours (POH) of the device. |  |  |       |  |  |  |
| LP-3           |   | Under no conditions shall the Percentage Used field in the SMART / Health Information (Log Identifier 02h) be reset. |  |       |  |  |  |
| LP-4           | Commands Supp   | orted and Eff  | ects (Log Identifier 05h) shall be suppo | rted. |  |  |  |
| LP-5           | Telemetry Host-Initiated (Log Identifier 07h) shall be supported.   |  |  |       |  |  |  |
| LP-6           | Telemetry Controller-Initiated (Log Identifier 08h) shall be supported.   |  |  |       |  |  |  |
| LP-7           | Persistent Event Log (Log Identifier 0Dh) shall be supported.   |  |  |       |  |  |  |
| LP-8           | The following Persistent Event Log types shall be supported:  |  |  |       |  |  |  |
|                | Type Event  |  |  |       |  |  |  |
|                |   | 01h  | SMART / Health Log Snapshot              |       |  |  |  |
|                |   | 02h Firmware Commit  |  |       |  |  |  |
|                | 03h Timestamp Change  |  |  |       |  |  |  |
|                | 04h Power-on or Reset   |  |  |       |  |  |  |
|                | 05h NVM Subsystem Hardware Error  |  |  |       |  |  |  |
|                |   | 06h Change Namespace   |  |       |  |  |  |
|                |   | 07h  | Format NVM Start                         |       |  |  |  |

|      |                  | 08h                       | Format NVM Completion             |                  |
|------|------------------|---------------------------|-----------------------------------|------------------|
|      |                  | 09h                       | Sanitize Start                    |                  |
|      |                  | 0Ah                       | Sanitize Completion               |                  |
|      |                  | 0Ch Telemetry Log Created |                                   |                  |
|      |                  | 0Dh                       | Thermal Excursion                 |                  |
|      |                  |                           |                                   |                  |
| LP-9 | The device shall | support ext               | ended SMART log page (LID = C0h). | Refer to section |
|      | 5.4.6.2.         |                           |                                   |                  |

## **5.4.6.1** Extended SMART Log Requirements

| Requirement ID | Description   |  |  |  |
|----------------|---|--|--|--|
| SLOG-1         | All values in the Vendor Log pages defined by this specification shall be persistent across graceful power cycles & resets unless otherwise specified. In the event of unclean shutdown, data loss shall be limited to recent data per SLOG-11.   |  |  |  |
| SLOG-2         | All counters defined by this specification shall be saturating counters unless otherwise specified. A saturating counter is defined as a counter that stops incrementing when it reaches its maximum value (as limited by the number of bits allocated to the counter or logical value limits), and does NOT roll over to 0.    |  |  |  |
| SLOG-3         | Unless otherwise specified, the device shall update all SMART and Extended SMART log page values in the background at least once every ten minutes (as indicated by BK-FL-1).   |  |  |  |
| SLOG-4         | All values defined by this specification in logs shall be little endian format unless otherwise specified.  |  |  |  |
| SLOG-5         | A normalized counter in the Extended SMART Log, unless otherwise specified, shall be reported as the following: 100% shall represent the number at factory exit. 1% shall represent the minimum amount to be reliable. A value of 0% means the device shall no longer be considered reliable. 100% shall be represented as 64h. |  |  |  |
| SLOG-6         | Devices shall support the attributes listed in Section 5.14.1.2 of the NVMe specification and extended log page C0h as described in section 5.4.6.2 of this specification.  |  |  |  |
| SLOG-7         | A Read of either the SMART /Health Information (Log Identifier 02h) or SMART / Health Information Extended (Log Identifier C0h) shall not require an update of the SMART values except for SMART attributes listed in SLOG-10.  |  |  |  |
| SLOG-8         | Firmware Download & Activate without reset event shall not corrupt user data, SMART data or telemetry logs. Firmware Download & Activate with reset event shall not corrupt user data, SMART data or telemetry controller initiated log.  |  |  |  |
| SLOG-9         | NVMeR-1, PCIeRST-1, PCIeRST-2 shall not corrupt any of the SMART attributes.  |  |  |  |
| SLOG-10        | The composite and raw temperature sensor values and EXT-SMART-16 shall be updated when the log page is accessed.  |  |  |  |
| SLOG-11        | The device may not lose data in either the SMART / Health Information (Log Identifier 02h) or SMART / Health Information Extended (Log Identifier C0h) which is more than 10 minutes old across a normal/ unsafe/ abrupt shutdown.  |  |  |  |



#### 5.4.6.2 SMART / Health Information Extended (Log Identifier C0h)

This vendor-specific log page, C0h shall be 512-bytes with the following functional requirements and field format:

|    | Req ID    | Attribute Name                           | # of<br>Bytes | Byte<br>Address | Field Description   |
|----|-----------|--|---------------|-----------------|---|
| EX | T-SMART-1 | Physical Media<br>Units Written –<br>TLC | 16            | 15:0            | Contains the number of 512-byte data units written to the TLC media; this value includes metadata written to the non-out-of-band area in the media. When the LBA size is a value other than 512 bytes, the device shall |

|             |  |    |       | 512-byte ur<br>thousands (<br>1000 units o<br>rounded up   | nits. This value<br>i.e., a value<br>of 512 bytes<br>o. It must be  | data written to ue is reported in of 1 corresponds to written) and is possible to use this e Write Amplification  |
|-------------|--|----|-------|--|---|---|
|             |  |    |       | Factor (WAI  | F).   | ·   |
| EXT-SMART-2 | Physical Media<br>Units Written –<br>SLC | 16 | 31:16 | written to to metadata warea in the value other convert the 512-byte ur thousands (1000 units or rounded up attribute to Factor (WAI | he SLC medi-<br>rritten to the<br>media. Whe<br>than 512 by<br>amount of co<br>hits. This value<br>of 512 bytes<br>of 12 bytes<br>of 12 bytes<br>of 12 bytes<br>calculate the | 512-byte data units a; this value includes a non-out-of-band an the LBA size is a stes, the device shall data written to ue is reported in of 1 corresponds to written) and is possible to use this e Write Amplification |
| EXT-SMART-3 | Bad User NAND<br>Block Count             | 8  | 39:32 | user NAND<br>On factory of<br>set to 0x64<br>zero. It sho<br>normalized  | blocks that hexit, the nori<br>and the Raw<br>uld be noted  | unt of the number of nave been retired. malized value shall be count shall be set to d there are 2 bytes for for raw count. See SLOG-5.   |
|             |  |    |       | # of<br>Bytes  | Byte<br>Address   | Field Description   |
|             |  |    |       | 2  | 33:32   | Normalized value  |
|             |  |    |       | 6  | 39:34   | Raw count   |
| EXT-SMART-4 | XOR Recovery<br>count                    | 8  | 47:40 | recover data   | a, if XOR Rec   | OR was invoked to covery is supported. succeeded or failed.   |
| EXT-SMART-5 | Uncorrectable<br>read error count        | 8  | 55:48 | correctable<br>or XOR. Thi<br>times data   | by read retr<br>s is a count or<br>recovery fails   | nds that were not<br>ies, all levels of ECC,<br>of the number of<br>s and an<br>r is returned to the  |
| EXT-SMART-6 | SSD End to End<br>correction<br>counts   | 24 | 79:56 | by the SSD of includes DR element EC   | end to end e<br>AM, SRAM,<br>C/CRC prote  | and corrected errors<br>rror correction which<br>or other storage<br>ction mechanism (not<br>ble errors must result   |

|             |  |    |        | data the me<br>and uncorre<br>counter incr<br>are 8 bytes<br>8 bytes for c                           | emory is protectable error<br>rease. It sho<br>for count of  | matter what type of secting. All detected is must result in a uld be noted there detected errors and correctable errors ble errors.  |
|-------------|--|----|--------|--|--|--|
|             |  |    |        | # of Bytes   | Byte<br>Address  | Field Description  |
|             |  |    |        | 8  | 63:56  | Corrected Errors   |
|             |  |    |        | 8  | 71:64  | Detected Errors  |
|             |  |    |        | 8  | 79:72  | Uncorrected E2E  |
|             |  |    |        |  |  | Errors   |
| EXT-SMART-7 | System data %<br>life-used                               | 1  | 80     | number of eleaving the metadata) alea 100 indicate has been coexceed 100.  The firmwar value by cale | erase cycles processed for the real starts are starts are starts are starts are starts are sumed. Value to 255.  The may report culating information are contacted for the real starts are summed. | e count of the per block since he system (FW and at 0 and increments. Stimated endurance lue is allowed to the instantaneous rmation on-the-fly mmand is issued by n.  |
|             | Reserved   | 3  | 83:81  |  |  |  |
| EXT-SMART-8 | User data erase<br>counts<br>(program/ erase<br>counter) | 48 | 131:84 | across all NA<br>shall not be<br>should be n   | AND blocks i<br>able to rese<br>oted there a   | num erase counts In the drive. The host It this counter. It IT THE BOY THE MINING THE IT THE IT THE MINING THE IT THE IT THE MINING THE IT THE IT THE MINING |
|             |  |    |        | # of   | Byte   | Field  |
|             |  |    |        | Bytes  | Address  | Description  |
|             |  |    | 8      | 91:84  | Minimum User<br>Data Erase<br>Count (TLC)  |  |
|             |  |    |        | 8  | 99:92  | Maximum User<br>Data Erase<br>Count (TLC)  |
|             |  |    |        | 8  | 107:100  | Average User Data Erase Count (TLC)  |

|              |                                 |   |         | 8   | 115:108   | Minimum Erase   |
|--------------|---------------------------------|---|---------|---|---|---|
|              |                                 |   |         | 0   | 122.116   | Count (SLC)   |
|              |                                 |   |         | 8   | 123:116   | Maximum Erase<br>Count (SLC)  |
|              |                                 |   |         | 8   | 131:124   | Average Erase<br>Count (SLC)  |
| EXT-SMART-9  | Program fail<br>count           | 8 | 139:132 | failures. No<br>shows the p<br>failures. It s   | rmalized cou<br>ercent of ren<br>hould be not                   | nt of total program<br>nt starts at 100 and<br>naining allowable<br>ed there 2 bytes for<br>or raw count.     |
|              |                                 |   |         | # of  | Byte  | Field   |
|              |                                 |   |         | Bytes   | Address   | Description   |
|              |                                 |   |         | 2   | 133:132   | Normalized<br>Program Fail<br>Count   |
|              |                                 |   |         | 6   | 139:134   | Raw Program<br>Fail Count   |
| EXT-SMART-10 | Erase Fail Count                | 8 | 147:140 | failures in the<br>Normalized<br>the percent<br>It should be  | ne user & syst<br>count starts a<br>of remaining<br>noted there | nt of total erase<br>tem area.<br>at 100 and shows<br>allowable failures.<br>are 2 bytes for<br>or raw count. |
|              |                                 |   |         | # of Bytes  | Byte  | Field   |
|              |                                 |   |         | , , , , ,   | Address   | Description   |
|              |                                 |   |         | 2   | 141:140   | Normalized<br>Erase Fail Count  |
|              |                                 |   |         | 6   | 147:142   | Raw Erase Fail<br>Count   |
| EXT-SMART-11 | PCIe Correctable<br>Error count | 8 | 155:148 | Summation counter of all PCIe correctable errors (Bad TLP, Bad DLLP, Receiver error, Replay timeouts, Replay rollovers). These counts shall only increment during run time. They shall not increment during training or power fail. |   |   |
| EXT-SMART-12 | % Free Blocks<br>(User)         | 1 | 156     | that are cur<br>total pool of<br>blocks mear  | rently free (a<br>f spare (invali<br>n both blocks              | e number of blocks<br>vailable) out of the<br>d) blocks. Free<br>that have been<br>ave all invalid            |

|                |                            |        |                    | marked inva<br>(via TRIM or<br>For example<br>blocks are 10<br>been able to<br>reports 20%<br>The firmwar<br>value by calc<br>when a Get | lid by drive FW (overwrite).  , if the total num 00 and garbage (overcease)  | nber of spare collection has ks, then this field tantaneous tion on-the-fly                      |
|----------------|----------------------------|--------|--------------------|--|--|--|
| EXT-SMART-13   | Reserved                   | 3<br>8 | 159:157<br>167:160 | This is the sa   | ocurity varsion n  | umbar of tha   |
| EXI-SIVIARI-13 | Security Version<br>Number | 8      | 167:160            | firmware im<br>this number   | ecurity version n<br>age. The firmwa<br>any time it inclu<br>e. This is not a sa   | are increments<br>ides a fix of a  |
| EXT-SMART-14   | % Free Blocks<br>(System)  | 1      | 168                | that are curred total pool of for system a management.  Free blocks is erased & reasystem area.  The firmwar value by calcumber a Get.   | d count of the numerical free (available free (available free (available free (invalid) by the free (internal firm of the drive).  The free free free free free free free fr | able) out of the plocks allocated nware  t have been ternal firmware  tantaneous tion on-the-fly |
|                | Reserved                   | 3      | 171:169            |  |  |  |
| EXT-SMART-15   | NVMe Stats                 | 26     | 197:172            | The counter graceful pow   | shall be persiste<br>ver-cycles.   | ent across   |
|                |                            |        |                    | # of Bytes   | Byte Address   | Field<br>Description   |
|                |                            |        |                    | 16   | 187:172  | Contains the number of Data Set Management (Deallocate) commands completed by the device.        |

|              |               |   |     |               |                   | This shall is at   |
|--------------|---------------|---|-----|---------------|-------------------|--------------------|
|              |               |   |     |               |                   | This shall not     |
|              |               |   |     |               |                   | depend on          |
|              |               |   |     |               |                   | completion of      |
|              |               |   |     |               |                   | the deallocate     |
|              |               |   |     |               |                   | operation.         |
|              |               |   |     | 8             | 195:188           | Total              |
|              |               |   |     |               |                   | Namespace          |
|              |               |   |     |               |                   | Utilization.       |
|              |               |   |     |               |                   | Shall be the       |
|              |               |   |     |               |                   | sum of the         |
|              |               |   |     |               |                   | Namespace          |
|              |               |   |     |               |                   | Utilization        |
|              |               |   |     |               |                   | field defined      |
|              |               |   |     |               |                   | in the Identify    |
|              |               |   |     |               |                   | Namespace          |
|              |               |   |     |               |                   | Data Structure     |
|              |               |   |     |               |                   | bytes 23:16        |
|              |               |   |     |               |                   | across all         |
|              |               |   |     |               |                   | configured         |
|              |               |   |     |               |                   | namespaces.        |
|              |               |   |     | 2             | 197:196           | Contains the       |
|              |               |   |     |               |                   | number of          |
|              |               |   |     |               |                   | times the          |
|              |               |   |     |               |                   | device has         |
|              |               |   |     |               |                   | successfully       |
|              |               |   |     |               |                   | completed a        |
|              |               |   |     |               |                   | Format NVM         |
|              |               |   |     |               |                   | or Sanitize        |
|              |               |   |     |               |                   | command.           |
|              |               |   |     |               |                   | Include all        |
|              |               |   |     |               |                   | sub-options of     |
|              |               |   |     |               |                   | the command.       |
|              |               |   |     |               |                   |                    |
| EXT-SMART-16 | Background    | 1 | 198 | This field sh | all indicate an e | stimate and        |
|              | Back-Pressure |   |     | provide insig | ght into an occu  | rrence of an IO    |
|              | Gauge         |   |     |               | y monitoring th   |                    |
|              | · ·           |   |     |               | , ,               | GC, WL, Refresh,   |
|              |               |   |     |               | TRIM etc.). The   |                    |
|              |               |   |     |               | the-fly when a (  |                    |
|              |               |   |     | issued:       | •                 |                    |
|              |               |   |     | ● A va        | lue of 100% me    | ans the firmware   |
|              |               |   |     |               |                   | ire to perform a   |
|              |               |   |     |               | of Background Ta  | · ·                |
|              |               |   |     |               | _                 | ng). This may also |
|              |               |   |     |               | n that on-going   |                    |
|              |               |   |     |               | cess a Backgrour  |                    |
|              |               |   |     |               | eground.          |                    |
|              |               |   |     | , , , , ,     |                   |                    |

|              |                                   |   |         | <ul> <li>A value of 0 means the firmware is under no-pressure to perform any maintenance (i.e. all background tasks are complete)</li> <li>The counter shall not be persistent across power-cycles.</li> <li>Too many Background Tasks are pending (all BG tasks are running in Foreground)         Moderate amount of B/G activity</li> <li>Too few/ no pending Background Task</li> </ul>  |
|--------------|-----------------------------------|---|---------|--|
|              | Reserved                          | 3 | 201:199 |  |
| EXT-SMART-17 | Soft ECC error<br>count           | 8 | 209:202 | Total count of NAND reads that were not correctable by first level ECC and requires invoking an intermediate recovery. This shall cover all NAND read accesses. Data recovery may have succeeded or failed. If the device has more than one intermediate recovery level, then this counter only increments when intermediate recovery level 1 is invoked.  |
| EXT-SMART-18 | Refresh count                     | 8 | 217:210 | A count of the number of blocks that have been re-allocated to maintain data integrity. This counter does not include creating free space due to garbage collection.   |
| EXT-SMART-19 | Bad System<br>NAND block<br>count | 8 | 225:218 | Raw and normalized count of the number of system NAND blocks that have been retired. On factory exit, the normalized value shall be set to 0x64 and the Raw count shall be set to zero. It should be noted there are 2 bytes for normalized and 6 bytes for raw count. See normalized definition in SLOG-5.  # of Byte Field Description 2 219:218 Normalized value 6 225:220 Raw count  A value of 0xFFFF_FFFF_FFFF_FFFF indicates that the Bad User NAND block count field above represents all blocks on the device and the Bad System NAND block count field is invalid. |

| EXT-SMART-20 | Endurance<br>Estimate        | 16 | 241:226 | This field is an estimate of the total number of data bytes that may be written to the device over its lifetime assuming a write amplification of 1 and shall be calculated based on the <i>Block Endurance</i> field of the NAND Parameter Page (Byte 105, 206). (i.e., no increase in the number of write operations performed by the device beyond the number of write operations requested by a host). This is a static value. This value will be based on total NAND physical capacity. |  |   |  |
|--------------|------------------------------|----|---------|--|--|---|--|
| EXT-SMART-21 | Thermal<br>Throttling Count  | 2  | 243:242 |  | g events. This s   | nber of thermal<br>hall be set to zero on   |  |
| EXT-SMART-22 | Unaligned I/O                | 8  | 251:244 | perform<br>to the ir<br>Alignme<br>The leng<br>counter<br>counter  | ed by the device of the condition of the | number of write IOs ce that are not aligned size (IU) of the device. By the start of each IO. If this count. This a power cycle. This . This shall be set to        |  |
| EXT-SMART-23 | Physical Media<br>Units Read | 16 | 267:252 | media fr<br>It shall b<br>When th<br>bytes, th<br>data rea<br>reported<br>correspo   | om both the use represented in the LBA size is a ware device shall condition of the  | bytes read from the er and system areas. n 512-byte units. value other than 512 convert the amount of nits. This value is i.e., a value of 1 its of 512 bytes read) |  |
| EXT-SMART-24 | Command<br>Timeout           | 16 | 283:268 | and is rounded up.  Internal counter tracking command timeout, a command timeout is considered as an event every time a host IO command (Read, Write, Trim) exceeds the drive's command timeout threshold. All commands within the drive's internal queue should be accounted for, and command execution will be measured from the time the command is fetched by the device till a completion is posted.  The supplier shall also provide documentation of this threshold.                  |  |   |  |
|              |                              |    |         | # of<br>Bytes  | Byte<br>Address  | Field Description   |  |

|              |                                  |   |         | 4                                | 271:2                                   | 68                               | # of READ CMDs<br>exceeding<br>threshold   |
|--------------|----------------------------------|---|---------|----------------------------------|---|----------------------------------|--|
|              |                                  |   |         | 4                                | 275:2                                   | 72                               | # of WRITE CMDs<br>exceeding<br>threshold  |
|              |                                  |   |         | 4                                | 279:2                                   | 76                               | # of TRIMs CMDs<br>exceeding<br>threshold  |
|              |                                  |   |         | 4                                | 283:2                                   | 80                               | Reserved   |
| EXT-SMART-26 | PCIe Link<br>Retraining<br>Count | 8 | 291:284 | Retrainir<br>increme<br>increme  | ng events<br>nt during<br>nt during     | s. Tl<br>g run<br>g link         | number of PCIe Link<br>his count shall only<br>time. It shall not<br>training or a power<br>red to zero on factory |
| EXT-SMART-27 | Power State<br>Change Count      | 8 | 299:292 | state ch<br>either h<br>shall on | anges ( <i>peost or de</i><br>ly increm | <i>ower</i><br>evice in<br>ent d | the number of power state change can be nitiated). This count uring run time. This actory exit.                    |
| EXT-SMART-28 | BSSD Version                     | 8 | 307:300 | Version conform                  |   | SD Spe                           | ecifications this device   |
|              |                                  |   |         | Byte A                           | ddress                                  | F                                | Field Description  |
|              |                                  |   |         | 301                              | :300                                    |                                  | r version Field. Shall<br>t to 0001h.  |
|              |                                  |   |         | 303                              | :302                                    |                                  | r version Field. Shall<br>t to 0000h.  |
|              |                                  |   |         | 305                              | :304                                    |                                  | version Field. Shall<br>t to 0000h.  |
|              |                                  |   |         | 307                              | :306                                    |                                  | a version Field. Shall<br>et to 0000h.   |
| EXT-SMART-29 | FTL Unit Size                    | 4 | 311:308 | reported<br>Units are            | l in terms                              | of a p<br>, so "1                | (IU) size. The value is<br>ower of two (2^n).<br>2" means the FTL<br>r 4KiB.                                       |
| EXT-SMART-30 | TCG Ownership<br>Status          | 4 | 315:312 | 00h - ow                         | nership St<br>nership s<br>ned (error   | tatus (                          | could not be<br>ition).  |

|              |                     |     |         | 01h - C_PIN_SID == MSID.<br>02h - C_PIN_SID != MSID.<br>03h - BlockSID is enabled.   |
|--------------|---------------------|-----|---------|--|
| EXT-SMART-31 | Reserved            | 178 | 493:316 | Shall be set to 0x0.   |
| EXT-SMART-32 | Log Page<br>Version | 2   | 495:494 | This indicates the version of the mapping this log page uses. Shall be set to 0x0001 |
| EXT-SMART-33 | Log Page GUID       | 16  | 511:496 | Shall be set to<br>0xC46DD7920F1E4266A178D8AC78884365.                               |

### 5.4.6.3 Hardware Revision Log (Log Identifier C6h)

This log provides a host with information regarding the hardware revision of the device and components on the device. A value of 0x0 shall be interpreted as the field is not populated.

| Requirement<br>ID | Byte Address | Field                        | # of<br>Bytes | Field Description   |
|-------------------|--------------|------------------------------|---------------|---|
| HWREV-1           | 0            | Global Device<br>HW revision | 1             | Global Device Hardware Revision.  The hardware revision shall be incremented every time there is a design change to the hardware.  Non-production devices shall have a value from 0x01 to 0x0F and production devices shall have a value from 0x10 to 0x20. The values 0x00 and 0x21 to 0xFF are Reserved |
| HWREV-2           | 1            | ASIC Revision                | 1             | ASIC Controller<br>Revision   |

| HWREV-3 | 2 | PCB<br>Manufacturer<br>Code                 | 1 | PCB Manufacture<br>Code               |
|---------|---|---|---|---------------------------------------|
| HWREV-4 | 3 | DRAM<br>Manufacturer<br>Code                | 1 | DRAM Manufacture<br>Code              |
| HWREV-5 | 4 | NAND<br>Manufacture<br>Code                 | 1 | NAND Manufacture<br>Code              |
| HWREV-6 | 5 | PMIC 1<br>Manufacture<br>Code               | 1 | PMIC 1 Manufacture<br>Code            |
| HWREV-7 | 6 | PMIC 2<br>Manufacture<br>Code               | 1 | PMIC 2 Manufacture<br>Code            |
| HWREV-8 | 7 | Other<br>Component 1<br>Manufacture<br>Code | 1 | Other Component 1<br>Manufacture Code |
| HWREV-9 | 8 | Other<br>Component 2<br>Manufacture<br>Code | 1 | Other Component 2<br>Manufacture Code |

| HWREV-10 | 9  | Other<br>Component 3<br>Manufacture<br>Code | 1 | Other Component 3<br>Manufacture Code |
|----------|----|---|---|---------------------------------------|
| HWREV-11 | 10 | Other<br>Component 4<br>Manufacture<br>Code | 1 | Other Component 4<br>Manufacture Code |
| HWREV-12 | 11 | Other<br>Component 5<br>Manufacture<br>Code | 1 | Other Component 5<br>Manufacture Code |
| HWREV-13 | 12 | Other<br>Component 6<br>Manufacture<br>Code | 1 | Other Component 6<br>Manufacture Code |
| HWREV-14 | 13 | Other<br>Component 7<br>Manufacture<br>Code | 1 | Other Component 7<br>Manufacture Code |
| HWREV-15 | 14 | Other<br>Component 8<br>Manufacture<br>Code | 1 | Other Component 8<br>Manufacture Code |
| HWREV-16 | 15 | Other<br>Component 9<br>Manufacture<br>Code | 1 | Other Component 9<br>Manufacture Code |

| HWREV-17 | 63:16   | Reserved   | 48 | Reserved. Shall be set to 0x0.                                       |
|----------|---------|--|----|--|
| HWREV-18 | 79:64   | Device<br>Manufacturing<br>Detailed<br>Information | 16 | Device<br>Manufacturing Date<br>and Lot Code<br>Detailed Information |
| HWREV-19 | 95:80   | ASIC Detailed<br>Information                       | 16 | ASIC Date and Lot<br>Code Detailed<br>Information                    |
| HWREV-20 | 111:96  | PCB Detailed<br>Information                        | 16 | PCB Date and Lot<br>Code Detailed<br>Information                     |
| HWREV-21 | 127:112 | DRAM<br>Detailed<br>Information                    | 16 | DRAM Date and Lot<br>Code Detailed<br>Information                    |
| HWREV-22 | 143:128 | NAND Detailed<br>Information                       | 16 | NAND Date and Lot<br>Code Detailed<br>Information                    |

| HWREV-23 | 159:144 | PMIC 1<br>Detailed<br>Information               | 16 | PMIC 1 Date and Lot<br>Code Detailed<br>Information            |
|----------|---------|---|----|--|
| HWREV-24 | 175:160 | PMIC 2<br>Detailed<br>Information               | 16 | PMIC 2 Date and Lot<br>Code Detailed<br>Information            |
| HWREV-25 | 191:176 | Other<br>Component 1<br>Detailed<br>Information | 16 | Other Component 1<br>Date and Lot Code<br>Detailed Information |
| HWREV-26 | 207:192 | Other<br>Component 2<br>Detailed<br>Information | 16 | Other Component 2<br>Date and Lot Code<br>Detailed Information |
| HWREV-27 | 223:208 | Other<br>Component 3<br>Detailed<br>Information | 16 | Other Component 3<br>Date and Lot Code<br>Detailed Information |
| HWREV-28 | 239:224 | Other<br>Component 4<br>Detailed<br>Information | 16 | Other Component 4<br>Date and Lot Code<br>Detailed Information |
| HWREV-29 | 255:240 | Other<br>Component 5                            | 16 | Other Component 5<br>Date and Lot Code<br>Detailed Information |

|          |         | Detailed<br>Information                         |     |  |
|----------|---------|---|-----|--|
| HWREV-30 | 271:256 | Other<br>Component 6<br>Detailed<br>Information | 16  | Other Component 6<br>Date and Lot Code<br>Detailed Information                       |
| HWREV-31 | 287:272 | Other<br>Component 7<br>Detailed<br>Information | 16  | Other Component 7<br>Date and Lot Code<br>Detailed Information                       |
| HWREV-32 | 303:288 | Other<br>Component 8<br>Detailed<br>Information | 16  | Other Component 8<br>Date and Lot Code<br>Detailed Information                       |
| HWREV-33 | 319:304 | Other<br>Component 9<br>Detailed<br>Information | 16  | Other Component 9<br>Date and Lot Code<br>Detailed Information                       |
| HWREV-34 | 351:320 | Serial Number                                   | 32  | Device Serial Number   |
| HWREV-35 | 493:352 | Reserved  | 142 | Reserved. Set to 0x0.  |
| HWREV-36 | 494:495 | Log Page<br>Version                             | 2   | This indicates the version of the mapping this log page uses. Shall be set to 0001h. |

| HWREV-37 | 511:496 | Log Page GUID | 16 | Shall be set to                          |
|----------|---------|---------------|----|--|
|          |         |               |    | aab005f5-135e-4815<br>-ab89-05ba8be2bf3c |

#### **5.4.7** Set/Get Features Requirements

#### **5.4.7.1** General Get Feature Requirements

| Requirement ID | Description   |
|----------------|---|
| GETF-1         | For any Get Feature Identifier defined in this section, Selection (SEL) values 00b to 11b in DWORD 10 shall be supported.               |
| GETF-2         | If the feature requested by Set Feature is not supported, then a status error code of 02h (Invalid Field in Command) shall be returned. |

#### **5.4.7.2** Volatile Write Cache Settings

| Requirement ID | Description  |
|----------------|--|
| VWC-1          | Volatile Write Cache (Feature Identifier 06) shall be supported even if the device |
|                | does not have a Volatile Write Cache.  |

#### 5.4.7.3 Power Management

| Requirement ID | Description  |
|----------------|--|
| PM-1           | Power Management (Feature Identifier 02h) and the Power State descriptor table |
|                | shall be supported.  |

#### **5.4.7.4** Host Controlled Thermal Management

| Requirement ID |       |            |         | Descripti  | ion      |            |      |       |    |
|----------------|-------|------------|---------|------------|----------|------------|------|-------|----|
| HCTM-1         | Host  | Controlled | Thermal | Management | (Feature | Identifier | 10h) | shall | be |
|                | suppo | orted.     |         |            |          |            |      |       |    |

#### 5.4.7.5 Clear PCIe Correctable Error Counters (Feature Identifier C3h) Set Feature

| Requirement ID | Dword | Field                                     | Bits  | Field Description  |
|----------------|-------|---|-------|--|
| CPCIE-1        | 0     | Command<br>Identifier (CID)               | 31:16 | Shall be set as defined in the NVMe<br>Specification version specified in<br>NVMe-1. |
| CPCIE -2       | 0     | PRP or SGL for<br>Data Transfer<br>(PSDT) | 15:14 | Shall be cleared to 00b.   |
| CPCIE -3       | 0     | Reserved                                  | 13:10 | Shall be cleared to zero   |
| CPCIE -4       | 0     | Fused<br>Operation<br>(FUSE)              | 9:8   | Shall be cleared to 00b.   |

| CPCIE-5  | 0     | Opcode (OPC)                      | 7:0  | Shall be set to 09h.  |
|----------|-------|-----------------------------------|------|---|
| CPCIE-6  | 1     | Namespace<br>Identifier<br>(NSID) | 31:0 | Shall be cleared to zero.   |
| CPCIE-7  | 2:3   | Reserved                          | 31:0 | Shall be cleared to zero.   |
| CPCIE-8  | 4:5   | Metadata<br>Pointer (MPTR)        | 31:0 | Shall be cleared to zero.   |
| CPCIE-9  | 6:9   | Data Pointer<br>(DPTR)            | 31:0 | Shall be cleared to zero.   |
| CPCIE-10 | 10    | Save (SV)                         | 31   | The device shall not support setting this bit to 1b. If the controller receives this Set Features command with the bit set to 1b, then the device shall abort the command with a status of Feature Identifier Not Saveable. |
| CPCIE-11 | 10    | Reserved                          | 30:8 | Shall be cleared to zero.   |
| CPCIE-12 | 10    | Feature<br>Identifier (FID)       | 7:0  | Shall be set to C3h.  |
| CPCIE-13 | 11    | Clear PCle<br>Error Counters      | 31   | Set to 1b to clear all PCIe correctable error counters in the SMART / Health Information Extended (Log Identifier C0h).  The NVMe CLI plug-in command "clear-pcie-correctable-errors" can also perform this operation.      |
| CPCIE-14 | 11    | Reserved                          | 30:0 | Shall be cleared to zero.   |
| CPCIE-15 | 12:13 | Reserved                          | 31:0 | Shall be cleared to zero.   |
| CPCIE-16 | 14    | UUID Index                        | 31:0 | Shall be set per <u>UUID-3</u>  |
| CPCIE-17 | 15    | Reserved                          | 31:0 | Shall be cleared to zero  |

## 5.5 NVMe I/O Command Set

The device shall support the following mandatory and optional NVMe IO commands:

| Requirement ID | Description  |
|----------------|--|
| NVMe-IO-1      | The device shall support all mandatory NVMe I/O commands.  |
| NVMe-IO-2      | The device shall support the Dataset Management command. The device shall support the Attribute – Deallocate (AD) bit. |

| NVME-IO-3 | Product Documentation must contain the maximum time taken to complete a full drive deallocate.   |
|-----------|--|
| NVMe-IO-4 | If the device supports Write Uncorrectable command, then uncorrectable errors (e.g., read errors) that are a consequence of a prior Write Uncorrectable command shall not be counted in the Smart / Health Information (Log Identifier 02h or Log Identifier C0h) Media and Data Integrity Errors field. |

### **5.5.1** De-Allocation Requirements

| Requirement ID | Description  |
|----------------|--|
| TRIM-1         | The device shall support Deallocate/TRIM.  |
| TRIM-2         | The Identify Namespace - Deallocate Logical Block Features (DLFEAT) field shall be supported.  |
| TRIM-3         | If data has been de-allocated and not written to when an unsafe power down event happens, the data shall be 0, 1 or unchanged when read, according to the value of the DLFEAT field. |
| TRIM-4         | De-allocated addresses shall provide the performance and reliability benefits of over-provisioned space.   |
| TRIM-5         | The device shall support Garbage Collection during periods of no IO.   |
| TRIM-6         | Read latency shall not change more than 5% from baseline when the host is issuing De-Allocate/TRIM commands.   |
| TRIM-7         | Read latency shall not change more than 5% from baseline when the device is performing Idle garbage collection.  |

## **5.6 Optional NVMe Features**

The device shall also support the following optional NVMe features:

| Requirement ID | Description   |
|----------------|---|
| NVMe-OPT-1     | Timestamp SET-FEATURE (FID 0xE) shall be supported to align the device's internal logs.   |
| NVMe-OPT-2     | The device shall never set the Synch field bit to 1b in the Timestamp (Feature Identifier 0Eh).   |
| NVMe-OPT-3     | The device shall only clear the Timestamp Origin field to 000b in the Timestamp (Feature Identifier 0Eh) on a main power cycle (cold boot). |
| NVMe-OPT-4     | NVMe APST shall be disabled by default and shall not be enabled by the host.  |

## **6 PCle Requirements**

#### 6.1 Overview

| Requirement ID | Description   |
|----------------|---|
| PCle-1         | The device shall be compliant to PCIe base specification 3.1a (or later). |
| PCIe-2         | The device shall support common clock with or without spread spectrum.    |

## **6.2** Compliance

| Requirement ID | Description   |
|----------------|---|
| PCIe-CONF-1    | The SSD supplier shall provide a copy of the PCI-SIG <u>compliance</u> test report. |

## 6.3 Lane Width & Link Speed

| Requirement ID | Description  |
|----------------|--|
| LWLS-1         | The device shall support a x4 PCIe lane width.   |
| LWLS-2         | The device shall support a minimum of PCIe Gen3 as factory default.  |
| LWLS-3         | The device shall train to x1 when only one upstream lane is available, to x2 when the upstream device provides only 2 lanes per device and to x4 when 4 lanes are present. |

## **6.4** Maximum Payload Size

| Requirement ID | Description  |  |
|----------------|--|--|
| MPS-1          | The device shall support a PCIe Maximum Payload Size (MPS) of 256 bytes or |  |
|                | larger.  |  |

#### 6.5 Lane reversal

| Requirement ID | Description  |
|----------------|--|
| LR-1           | The device shall support lane reversal with all lanes connected or partially |
|                | connected lanes (e.g., a x4 device shall support it for x4, x2, and x1       |
|                | connections).  |

## **6.6 Boot Requirements**

| Requirement ID | Description   |
|----------------|---|
| BOOT-1         | The device shall not support a PCI Expansion/ Option ROM.                                   |
| BOOT-2         | The device shall support booting using UEFI, and Coreboot (see https://www.linuxboot.org/). |

#### **6.7** Reset Support

| Requirement ID | Description  |
|----------------|--|
| PCIeRST-1      | All three PCIe Conventional Resets (Cold, Warm, Hot) shall be supported. |
| PCIeRST-2      | PCIe Function Level Reset shall be supported.                            |

### **6.8 PCle Error Logging**

The following table indicates the implementation details of where the PCIe physical layer error counters shall be logged. This is in addition to the aggregated PCIe error counters defined in SMART / Health Information Extended (Log Identifier C0h).

| Requirement ID | Event                                      | Logging Mechanism   |
|----------------|--|---|
| PCIERR-1       | Unsupported Request Error Status (URES)    |   |
| PCIERR-2       | ECRC Error Status (ECRCES)                 |   |
| PCIERR-3       | Malformed TLP Status (MTS)                 |   |
| PCIERR-4       | Receiver Overflow Status (ROS)             |   |
| PCIERR-5       | Unexpected Completion Status (UCS)         | Uncorrectable Error Status Register Offset                              |
| PCIERR-6       | Completer Abort Status (CAS)               | 04h in PCIe Base Specification  |
| PCIERR-7       | Completion Timeout Status (CTS)            |   |
| PCIERR-8       | Flow Control Protocol Error Status (FCPES) |   |
| PCIERR-9       | Poisoned TLP Status (PTS)                  |   |
| PCIERR-10      | Data Link Protocol Error Status<br>(DLPES) |   |
| PCIERR-11      | Advisory Non-Fatal Error Status (ANFES)    | Correctable Error Status Register Offset 10h in PCIe Base Specification |
| PCIERR-12      | Replay Timer Timeout Status (RTS)          |   |
| PCIERR-13      | REPLAY_NUM Rollover Status (RRS)           | Correctable PCIe Error Count in the SMART                               |
| PCIERR-14      | Bad DLLP Status (BDS)                      | / Health Information Extended (Log                                      |
| PCIERR-15      | Bad TLP Status (BTS)                       | Identifier C0h).  |
| PCIERR-16      | Receiver Error Status (RES)                |   |

#### 6.9 Low Power Modes

| Requirement ID | Description   |
|----------------|---|
| LPWR-1         | If Active State Power Management (ASPM) is supported, the device default state shall be disabled. |

| LPWR-2 | The device shall support LTR (Latency Tolerance Reporting). |
|--------|---|
|--------|---|

## 7 Reliability

### **7.1** UBER

| Requirement ID | Description  |  |  |
|----------------|--|--|--|
| UBER-1         | The device shall support an Uncorrectable Bit Error Rate (UBER) of < 1 sector per 10 <sup>15</sup> |  |  |
|                | bits read.   |  |  |

## **7.2** SSD Operational Life

| Requirement ID | Description  |  |
|----------------|--|--|
| SSDOP-1        | The warranty and design shall support a 5 year operational life. |  |

## 7.3 AFR (Annual Failure Rate)

| Requirement ID | Description   |                 |  |  |
|----------------|---|-----------------|--|--|
| AFR-1          | The device shall meet an MTBF of 2.0 million hours (AFR of <= 0.44% per JEDEC JESD 218) under the following environmental conditions: |                 |  |  |
|                | Specification   | Environment     | Requirement  |  |
|                | Temperature   | Operational     | <ul> <li>0°C to 50°C (32°F to 112°F)</li> <li>&lt; 20°C (68°F) per hour gradient</li> </ul>  |  |
|                |   | Non-Operational | <ul> <li>-40°C to 70°C (-40°F to 158°F)</li> <li>&lt; 30°C (86°F) per hour gradient</li> </ul>   |  |
|                | Humidity  | Operational     | <ul> <li>10% to 90% non-condensing</li> <li>Yearly weighted average: &lt; 80% RH</li> <li>90% of year: &lt; 80%</li> <li>10% of year: 80% to 90%</li> <li>Maximum dewpoint: 29.4°C (85°F)</li> </ul> |  |
|                |   | Non-Operational | <ul> <li>5% to 95% non-condensing</li> <li>38°C (100.4°F) maximum wet bulb temperature</li> </ul>  |  |
|                |   |                 |  |  |
| AFR-2          | The supplier shall provide AFR de-rating curves for the Temperature range shown in requirement AFR-1 for up to 70°C (158°F).          |                 |  |  |
| AFR-3          | The supplier shall provide MTBF derating curve for combined Temperature, shown under Operational Conditions Section of this spec.     |                 |  |  |
| AFR-4          | The supplier must provide the temperature and humidity conditions used to determine the MTBF mentioned in AFR-1.                      |                 |  |  |

# **7.4** End to End Data Protection

| Requirement ID | Description   |  |
|----------------|---|--|
| E2E-1          | All user data and metadata shall be protected using overlapping protection mechanisms throughout the entire read and write path in the device including all storage elements (registers, caches, SRAM, DRAM, NAND, etc.).   |  |
| E2E-2          | At least one bit of correction and 2 bits of detection is required for all memories. This shall be for all memories regardless of function.   |  |
| E2E-3          | The entire DRAM addressable space needs to be protected with at least one-bit correction and 2 bits of detection scheme. This includes but not limited to the following:  • Flash translation layer (FTL)  • Mapping tables  • Journal entries  • Firmware scratch pad  • System variables  • Firmware code |  |
| E2E-4          | The device shall include a mechanism to protect against returning the data from the wrong logical block address (LBA), including previous copies from the same LBA, to the host. Device shall perform LBA integrity checking on all transfers to and from the media.  |  |
| E2E-5          | All device metadata, firmware, firmware variables, and other device system data shall be protected by at least a single bit detection scheme.   |  |
| E2E-6          | Any memory buffers that are utilized to accelerate data transfer (read-ahead buffers for example) shall follow the protection scheme outlined in E2E-4.   |  |

# 7.5 Background Data Refresh (BDR)

| Requirement ID | Description  |  |  |
|----------------|--|--|--|
| BK-DR-1        | The device shall support background data refresh while the device is powered on  |  |  |
|                | to ensure there is no data-loss due to power-on retention issues.  |  |  |
| BK-DR-2        | The device shall be designed and tested to support the normal NAND operating temperature. For example, if the SSD is cooled to a composite temperature of 70C, this may imply the actual NAND temperature is 80C. This shall be taken into account when implementing this feature. |  |  |
| BK-DR-3        | Background data refresh shall cover the entire device and be designed to continuously run in the background and not just during idle periods.  |  |  |

# 7.6 Background Data Flush (BDF)

| Requirement ID | Description  |  |  |
|----------------|--|--|--|
| BK-FL-1        | The device shall flush data to NVM ( <i>including SMART data</i> ) in internal cache (DRAM, SRAM) at least every 10 mins to minimize data-loss in case of an unexpected power loss scenario. |  |  |

#### 7.7 Data Integrity

| Requirement ID | Description   |
|----------------|---|
| DI-1           | The SSD supplier shall provide clear documentation on the worst case data loss conditions to the customers.                                     |
| DI-2           | In case of a successful Normal shutdown operation (CC.SHN = 1 set by the NVMe device driver), all data must be committed to persistent storage. |

# **7.8 Command & Completion Timeout**

All commands sent to the SSD shall adhere to the following command timeouts.

| Requirement ID | Description   |
|----------------|---|
| CTO-1          | NVMe ADMIN Commands shall take no more than 10 seconds from submission to completion.   |
| CTO-2          | The only exceptions to CTO-1 shall be Format, Self-Test and Sanitize and the TCG commands Revert, Revert SP and Change Key.   |
| CTO-3          | NVMe I/O Commands shall take no more than 8 seconds from submission to completion.  |
| CTO-4          | The vendor shall support and disclose the vendor-specific timeout ranges for ranges A, B, C, D supported for the Completion Timeout Ranges Supported as defined in the PCIe Base Specification. |
| CTO-5          | Disabling of PCIe Completion Timeout shall also be supported by the device.   |
| CTO-6          | Device supplier shall disclose any I/O scenario that could violate the timeout requirements in CTO-1 through CTO-4.   |

# 7.9 EOL Requirements

This section describes the behavior of the SSD & requirements pertaining to device end of life.

| Requirement ID | Description   |  |
|----------------|---|--|
| EOL-1          | Various types of samples are required for EOL (End of Life) testing:  |  |
|                | 1. Beginning of Life (Short-stroked if required by EOL-2).  |  |
|                | 2. End of Life (Short-stroked if required by EOL-2).  |  |
|                | 3. End of Life (Not short stroked if different than #2).  |  |
|                | EOL is defined as the Total Bytes Written (TBW) specification has been surpassed using a write workload with a WAF=1. or the non-volatile media endurance limit (e.g., NAND cycling limit) has been reached; whichever is earliest. |  |
| EOL-2          | The device shall not continue to operate in a read/write mode if data integrity is lost.  |  |
| EOL-3          | Upon reaching 100% of specified device endurance, the device shall notify the host with an AEN.   |  |
| EOL-4          | The device shall switch to Read Only Mode (ROM) when the available spares field in the SMART / Health Information (Log Identifier 02h) reaches 0%. A value of 0%  |  |

represents the device state where there is an insufficient number of spare blocks to support Host writes. After the drive switches to read-only mode, bit 2 and bit 3 of the Critical Warning field of Section 5.14.1.2 SMART Attributes in the NVMe specification version 1.4c shall be set to 1b.

The device shall set bit 0 of the Critical Warning field to 1b in the SMART Attributes specified in Section 5.14.1.2 of the NVMe specification version 1.4c and generate a Critical Warning async notification (AEN) when the available spares value falls below the available spare threshold.

#### 7.10 Degraded Mode Behavior

| Requirement ID | Description  |  |  |
|----------------|--|--|--|
| DGDST-1        | All conditions in which the drive enters a Degraded Mode shall be disclosed by the SSD vendor. For example, Read-Only state, Assert, CFS, etc. |  |  |
| DGDST-2        | Format NVM command shall be supported when the device is in a Degraded state.  |  |  |
| DGDST-3        | Device shall allow READ NVMe command when it is in a Degraded state.   |  |  |
| DGDST-4        | All debug logs, including telemetry & SMART shall be accessible while the device is in a Degraded state.                                       |  |  |
| DGDST-5        | All relevant SMART Critical Warning bits as defined by the NVMe Spec. shall be supported.  |  |  |
| DGDST-6        | The device shall set all bits of the SMART Critical Warning (0xFF) structure to indicate a Firmware Assert degraded state.                     |  |  |
| DGDST-7        | If degraded mode can be cleared, the method below shall be followed to clear and exit degraded mode:    SSD in normal operation state          |  |  |

SSD in Degraded Mode

Note: The responsibility of deciding which Critical Event can be cleared by a FORMAT is made by the Device Firmware whereas the FORMAT issuance is the responsibility of the host.

# 8 Endurance

#### 8.1 Endurance data

| Requirement ID | Description  |  |
|----------------|--|--|
| ENDU-1         | The device documentation shall include the number of physical bytes able to be written to the device assuming a write amplification of 1 (WAF=1). The units should be gigabytes (10^9 bytes). This will be used in the formula for pDWPD:  Physical Drive Writes per Day (pDWPD) =   Physical Bytes Written @ WAF = 1 (5 years x 365 days x usable capacity) |  |
| ENDU-2         | The device vendor shall document the methodology in which ENDU-1 was validated.  |  |
| ENDU-3         | The Percentage Used in the SMART / Health Information (Log Identifier 02h) shall track linearly with bytes written and at 100% it shall match the EOL value specified in ENDU-1 (number of physical bytes able to be written).   |  |

#### **8.2** Retention conditions

| Requirement ID | Description   |                         |
|----------------|---|-------------------------|
| RETEN-1        | The SSD data retention values are as defined in the table below:  |                         |
|                | Parameter   | Boot Device Requirement |
|                | Non-operational (Powered-off) data retention (end of life) @ 40°C (104°F).  | At least 1 month        |
|                | Powered-on data retention @ conditions specified in <u>Section 14.1</u>   | At least 5 years        |
|                |   |                         |
| RETEN-2        | The device shall not throttle its performance based on the endurance metric (endurance throttling).   |                         |
| RETEN-3        | Operating (Powered-on) data retention, For purposes of this requirement, the assumption is that the Terabytes Written (TBW) capability of the devices is used linearly over the lifetime. This requirement does not imply any specific warranty period. |                         |

# 8.3 Shelf Life

| Requirement ID | Description   |  |  |
|----------------|---|--|--|
| SHELF-1        | A new device may be kept as a datacenter spare at the beginning of life (BOL)       |  |  |
|                | and therefore shall be fully functional even if it sits on the shelf for at least 1 |  |  |

|         | year at 40°C (104°F) before getting installed on the server. The device shall be new in box factory state.  |
|---------|---|
| SHELF-2 | The SHELF-1 requirement is not limited to new-from-factory drives. Used drives with at least 25 percent lifetime remaining must also be usable after sitting on a shelf for at least 1 year. Such drives must not be completely reverted to factory default state (see LP-3) but are not expected to retain data (see RETEN-1). It is acceptable to require that a FormatNVM of the entire drive be completed successfully before the drive can return to normal operation. |
| SHELF-3 | Supplier shall provide Shelf-life de-rating curve for combined Temperature range, shown under section 14.1.3 Non-Operational environmental conditions.  |
| SHELF-4 | Shelf-life shall be documented and provided to the customer.  |

# 8.4 Endurance Targets

| Requirement ID          | Usable User Capacity | Minimum TBW @ WAF = 1          |  |
|-------------------------|----------------------|--------------------------------|--|
| ENDU-TGT-1              | 128GB                | Minimum endurance of 768 TBW   |  |
| (No compression, 0% OP) |                      | Willimum endurance of 768 fBW  |  |
| ENDU-TGT-2              | 256GB                | Minimum endurance of 1536 TBW  |  |
| (No compression, 0% OP) |                      | Willimum endurance of 1556 few |  |
| ENDU-TGT-3              | 512GB                | Minimum endurance of 3072 TBW  |  |
| (No compression, 0% OP) |                      | Willimum endurance of 5072 TBW |  |
| ENDU-TGT-4              | 1024GB               | Minimum endurance of 6144 TBW  |  |
| (No compression, 0% OP) |                      | Willimum endurance of 6144 TBW |  |
| ENDU-TGT-5              | 2048GB               | Minimum andurance of 12200 TDW |  |
| (No compression, 0% OP) |                      | Minimum endurance of 12288 TBW |  |

# 8.5 Wear Leveling

| Requirement ID | Description  |
|----------------|--|
| WL-1           | The device shall utilize the entire physical media capacity range whenever the device needs to wear-level a block (system or user data). The device shall not restrict the wear-leveling range to a subset of the entire physical media capacity unless otherwise specified. |

#### 9 Performance

# **9.1.1** Boot SSD Performance Requirements

The SSD vendor will supply performance measurement numbers for the following workloads. While for Client SSDs, it's a common practice to test a short-range and report Fresh-Out-Of-Box numbers in the SSD Datasheet, however, hyper-scaler use cases require the testing to be carried out when the drive is in Steady State (*sustained*). The targets that the drive must meet (*while in Steady State*) are as follows:

#### 9.2 Boot Drive Sustained Bandwidth and IOPS Targets

**Sustained Performance Targets** 

| Sustained i enformance rangets |  |                              |                              |                               |  |  |
|--------------------------------|--|------------------------------|------------------------------|-------------------------------|--|--|
| Requirem ent ID                | Workload                                 | Target<br>with 0% OP         | Target<br>with 20% OP        | Target<br>with 50% OP         |  |  |
| SS-PERF-1                      | 100% random 4k read (IOPS)               | 50K                          | 50k                          | 50K                           |  |  |
| SS-PERF-2                      | 100% random 4k write (IOPS)              | 4K                           | 8K                           | 12K                           |  |  |
| SS-PERF-3                      | 70% random read 4K, 30% random write 4K  | 15K Rd, 4k Wr<br>(Total 19K) | 15K Rd, 8k Wr<br>(Total 23K) | 15K Rd, 10k Wr<br>(Total 25K) |  |  |
| SS-PERF-4                      | 100% sequential read 128K (4K<br>align)  | 250MB/s                      | 250MB/s                      | 250MB/s                       |  |  |
| SS-PERF-5                      | 100% sequential write 128K (4K<br>align) | 200MB/s                      | 200MB/s                      | 200MB/s                       |  |  |

## 9.3 Boot Drive Performance Measurement Process (PMP)

| Requirement ID | Description  |  |  |  |
|----------------|--|--|--|--|
| PMP-1          | The SSD vendor shall provide sustained mode performance values by using a procedure defined in Figure 4.   |  |  |  |
| PMP-2          | The SSD vendor shall disclose the approx. time and procedure used to enter sustained mode. A preferred method using FIO is described below.  |  |  |  |
| PMP-3          | The SSD vendor shall measure & report performance numbers with "Internal Cache ON" & "Internal Cache OFF" scenario   |  |  |  |
| PMP-4          | The SSD vendor shall measure performance using the full span of LBA range  |  |  |  |
| PMP-5          | The SSD vendor shall perform all measurements using the latest kernel for Linux CentOS distribution 8 (5.10 or newer), preferably on a <i>customer recommended OCP Compute Platform</i> .  |  |  |  |
| PMP-6          | The SSD vendor shall use the following settings for measurement:  • Queue Depth: Vendor Defined with a minimum of 32 (for IOPS & Throughput Tests), 1 (for Latency Tests)  • # of Threads: 4 (for Random), 1 (for Sequential)  • Write/ Internal Cache: ON & OFF |  |  |  |
| PMP-7          | The following metrics are needed for the workloads listed below: - Throughput - IOPS   |  |  |  |

|       | - Latency (P99, P99.99 and P100 ( <i>Max Latency</i> ): These are the 99th, 99.99th and 100th (Max) percentile latency respectively. |
|-------|--|
|       | Workloads:   |
|       | - 128K Sequential Writes (4K Aligned)  |
|       | - 128K Sequential Reads (4K Aligned)   |
|       | - 4K, 8K Random Writes (4K Aligned)  |
|       | - 4K, 8K Random Reads (4K Aligned)   |
|       | - 4K, 8K Random Read/Write (70/30) (4K Aligned)  |
|       | - Latency 4K Random Read (QDepth = 1 and 32)   |
|       | o P99 Latency  |
|       | - fb-FioSynthFlash workloads defined in 4.3  |
| PMP-8 | The following kernel & device parameters shall be used:  |
|       | - Schedulers: Kyber and None   |
|       | - Device Sector Size: 512 Bytes  |
| PMP-9 | For file-system based testing (e.g. IO.go), please use BTRFS & EXT4 file-system types with the following parameters:                 |
|       | Example for BTRFS:   |
|       | cd /   |
|       | mkdir data   |
|       | mkdir /data/trimCheck  |
|       | <pre>mkfs.btrfs -l 16k -m single /dev/nvmeXn1 /bin/mount -o rw,relatime,</pre>   |
|       | discard=async, space cache, compress-force=  |
|       | zstd:3,ssd,nobarrier,noatime,nodiratime /dev/nvmeXn1   |
|       | /data/trimCheck  |
|       | Settings for EXT-4:  |
|       | Options: (EXT4) type ext4 (rw,relatime,data=ordered)   |




Figure 4 Boot SSD Performance measurement procedure

#### 9.4 Boot-Drive Latency (QoS) Targets:

The following workloads are part of the fb-FioSynthFlash synthetic benchmark package, which can be obtained from <u>GitHub</u>. The supplier shall run the workloads and ensure that the SSD meets/ exceeds the targets set below under drive's normal operating conditions. All targets assume an over-provisioning of 0% (for 256GB) and OP settings per NSM-2 (for 512GB).

| Requirement ID | Workloads                | Туре  | IOPS | B/W<br>(MB/s) | P99<br>(ms) | P99.99<br>(ms) | Max<br>Latency<br>(ms) |
|----------------|--------------------------|-------|------|---------------|-------------|----------------|------------------------|
| QOS-1          |                          | Read  | N/A  | N/A           | 5           | 20             | 500                    |
| QOS-2          | <u>UDB_Boot</u>          | Write | N/A  | N/A           | 100         | 200            | 400                    |
| QOS-3          |                          | Read  | N/A  | N/A           | 5           | 20             | 500                    |
| QOS-4          | Warmstorage HXFS SSD     | Write | N/A  | N/A           | 40          | 100            | 400                    |
| QOS-5          |                          | Read  | 210  | 51            | 60          | 90             | 100                    |
| QOS-6          | <u>Twshared Pkg Boot</u> | Write | 600  | 62            | 30          | 60             | 250                    |
| QOS-7          |                          | Read  | 119  | 27            | 15          | 30             | 80                     |
| QOS-8          | Rsw Cp wTRIM             | Write | 700  | 80            | 30          | 60             | 120                    |
| QOS-9          |                          | Trim  | N/A  | 60            | N/A         | N/A            | N/A                    |
| QOS-10         |                          | Read  | 420  | 45            | 10          | 50             | 150                    |
| QOS-11         | <u>Twi_Iris</u>          | Write | 65   | 6             | 40          | 200            | 400                    |
| QOS-12         |                          | Trim  | N/A  | 2.4           | N/A         | N/A            | N/A                    |
| QOS-13         |                          | Read  | N/A  | 75            | 25          | 50             | 90                     |
| QOS-14         | <u>iDyno_Boot</u>        | Write | N/A  | 15            | 30          | 45             | 60                     |
| QOS-15         |                          | Trim  | N/A  | 0.1           | N/A         | N/A            | N/A                    |
| QOS-16         |                          | Read  | N/A  | 120           | 10          | 50             | 120                    |
| QOS-17         | Stacking                 | Write | N/A  | 64            | 0.6         | 60             | 350                    |

| QOS-18   Trim   N/A   18   N/A   N/A   N/A |
|--|
|--|

#### 9.5 TRIM Performance

TRIM performance is important in several Boot Drive use cases and it's evaluated based on a synthetic benchmark part of fioSynthFlash called *TrimRate*. The targets for these are defined as follows:

#### 9.5.1 TRIM Rate Targets

This test measures raw trim performance with no background I/O.

| Requirement ID | Description   |
|----------------|---|
| TRIM-1         | 64M trim >= 50GiB/s & <= 10ms P99 trim latency      |
| TRIM-2         | 3GB trim >= 500GiB/s & <= 10ms P99 trim latency     |
| TRIM-3         | 4K trim >= 10K trims/sec & <= 19ms P99 trim latency |

#### 9.6 BootBench

This test measures load on a Boot Device in a stacked environment.

- 1. Download the tool from: github.com/liu-song-6/bootbench
- 2. Execute ./run.py <block-dev>. FIO 3.20 or newer must be installed as a prerequisite.
- 3. Look at the final\_result.txt file for output at the end of the run!

| Requirement ID Read IOPS (sustained) |              | Overall Result            |
|--------------------------------------|--------------|---------------------------|
| BOOT-BENCH-1                         | At least 60K | Pass, without any errors. |

#### 9.7 Max Latency

The following benchmarks shall be used to determine the Max Latency targets for a device.

| Requirement<br>ID | Workloads                   | Туре  | IOPS | B/W<br>(MB/s) | P99<br>(ms) | P99.99<br>(ms) | Max<br>Latency<br>(ms) |
|-------------------|-----------------------------|-------|------|---------------|-------------|----------------|------------------------|
| MAX-LAT-1         | Twshared_Pkg_Boot_FullSweep | Read  | N/A  | N/A           | N/A         | N/A            | 100                    |
| MAX-LAT-2         |                             | Write | N/A  | N/A           | N/A         | N/A            | 250                    |
| MAX-LAT-3         | iDyno_Boot_FullSweep        | Read  | N/A  | N/A           | N/A         | N/A            | 60                     |
| MAX-LAT-4         |                             | Write | N/A  | N/A           | N/A         | N/A            | 90                     |

#### 9.8 Resctl-Bench

This test measures how many jobs can be stacked (and the effect of memory offloading) on a Root Disk. To execute the package:

- 1. Download the tool/ source from GitHub
- 2. Execute

| Requirement ID  | Overall Result   |   |
|-----------------|--|---|
| RES-CTL-BENCH-1 | Execute the benchmark and provide the resulting IO.cost model.   |   |
|                 |  |   |
|                 | Install resctl-demo and resctl-bench from CentOS repository  |   |
|                 | 2. Install any dependency that's required by resctl-bench. Some commo  | n |
|                 | libraries include:   |   |
|                 | a. cargo coreutils util-linux python3 python3-bcc fio stress oomd adobe-source-code-pro-fonts  ImageMagick ghostscript |   |
|                 | b. gnuplot gcc binutils make bison flex pkgconf  |   |
|                 | openssl-devel elfutils-devel   |   |
|                 | 3. Verify cGroups2 is setup in the system:   |   |
|                 | a. mount -1   grep cgroup and observe:   |   |
|                 | <pre>cgroup2 on /sys/fs/cgroup type cgroup2 (rw,nosuid,nodev,noexec,relatime,seclabel,nsdelegate)</pre>                |   |
|                 | 4. If the DUT is connected as a secondary drive (non-root partition), the  |   |
|                 | ensure that the Root Drive is set-up with a BTRFS file-system.   | " |
|                 | 5. Setup partition and mount file-system on DUT:   |   |
|                 | a. Partition: mkfs.btrfs -1 16k -m single /dev/nvmeXn  | 1 |
|                 | b. File-System: Assuming /drive1 folder exists, run: mount -o  |   |
|                 | rw, relatime, discard=async, space cache, compress-  | - |
|                 | force=zstd:3,ssd,nobarrier,noatime,nodiratime  |   |
|                 | /dev/nvmeXn1 /drive1/  |   |
|                 | 6. Create SWAP file on DUT:  |   |
|                 | swapoff -a   |   |
|                 | touch swapfile sudo chmod 600 swapfile   |   |
|                 | truncate -s 0 swapfile   |   |
|                 | chattr +C swapfile   |   |
|                 | btrfs property set swapfile compression none   |   |
|                 | sudo fallocate -l <1/3 <sup>rd</sup> of Total System Mem>  |   |
|                 | /swapfile<br>sudo mkswap swapfile  |   |
|                 | sudo mkswap swapiile<br>sudo swapon swapfile   |   |
|                 | sudo swaponshow  |   |
|                 | 7. Command Line to Launch:   |   |
|                 | a. resctl-bench -r iocost-tune-log.json run iocost-tune  |   |
|                 | 8. Repeat Step#7 3x times  |   |
|                 | 9. Command Line to generate PDF Report that outputs the IO.cost mode   |   |
|                 | for the DUT. This model can be updated within the kernel under $ \mathtt{cat} $  |   |

| /sys/fs/cgroup/io.cost.model for any system running cgroups v2.                |
|--|
| <pre>resctl-bench -r iocost-tune-log.json format iocost-tune:pdf=out.pdf</pre> |
| 10. Provide the out.pdf report to the customer.                                |

# **10 Security**

# **10.1 Basic Security Requirements**

| Requirement ID | Description   |
|----------------|---|
| SEC-1          | The device shall support signed firmware binary update which is checked before firmware is activated. The device firmware shall be authenticated using cryptographic keys on every reboot and during firmware update.   |
| SEC-2          | The device shall support XTS-AES-256 (As specified in NIST SP 800-38E, which references IEEE STD 1619) or AES-256-GCM (As specified in NIST SP 800-38D) hardware-based data encryption. AES-256-GCM is the preferred mode. The following AES variants are also acceptable:  • AES-256-EAX • AES-256-CTR+HMAC-SHA256 (encrypt-then-MAC) • AES-256-HEH • AES-256-CBC+S  |
| SEC-3          | The device shall have anti-rollback protection for firmware. The anti-rollback protection shall be implemented with a security version which is different than the firmware version. If the security version of the firmware being activated is greater or equal to the current security version the firmware may be activated. If the security version of the firmware being activated is not equal or greater than the firmware being activated the firmware update shall fail. |
| SEC-4          | The device shall support Crypto Erase.  |
| SEC-5          | The device shall support Secure Boot.   |
| SEC-6          | The device shall have a method of identifying a secure boot failure which does not require physical access to the device.   |
| SEC-7          | The device's cryptographic module shall be FIPS 140-3 capable per CMVP (not required to get FIPS certificate, except as specified below in a consumer-specific appendix) and shall follow the NIST 800-90 (A, B and C) specification.   |
| SEC-8          | The device shall implement only FIPS (not required to get FIPS certificate) and NIST approved implementations and algorithms.   |
| SEC-9          | The device shall support Key revocation allowing a new key to be used for firmware validation on boot. Preferred implementation is to allow for up to 8 key revocations.  |
| SEC-10         | The device shall support all TCG Storage Security Subsystem Class: Opal Specification Version 2.01 Revision 1.0 or newer mandatory features.  |
| SEC-11         | The device shall support TCG Storage Opal SSC Feature Set: Single User Mode Version 1.00, revision 2.00.  |
| SEC-12         | The device shall support TCG Storage Opal SSC Feature Set: PSID Version 1.00, revision 1.00.  |
| SEC-12.1       | PSID SHALL NOT be deterministic, and SHALL comprise at least 128 bits of entropy, and SHOULD comprise at least 160 bits of entropy. The entropy SHALL be unique for each drive.   |

|          | For example, PSID SHALL NOT be derived from the drive serial number or the date of manufacture, because these are deterministic. It SHALL NOT be the serial number of the drive hashed with a secret string shared between all drives, because the entropy SHALL be unique for each drive.   |  |  |  |  |  |  |  |
|----------|--|--|--|--|--|--|--|--|
| SEC-12.2 | The generation method for the PSID SHALL be documented.  |  |  |  |  |  |  |  |
| SEC-12.3 | After the PSID is provisioned in manufacturing, the PSID SHALL NOT be persistently stored in a form that makes direct retrieval of the PSID by firmware possible, either on the drive or outside the drive.  |  |  |  |  |  |  |  |
|          | One example of this is to store the PSID on the drive using a cryptographic hash such that it can only be used to verify a PSID input from the host.   |  |  |  |  |  |  |  |
| SEC-12.4 | Once manufacturing is complete, the PSID SHALL NOT be stored anywhere other than the physical drive label.   |  |  |  |  |  |  |  |
| SEC-13   | The device shall support TCG Storage Feature Set: Block SID Authentication Version 1.01, revision 1.00 or newer.   |  |  |  |  |  |  |  |
| SEC-14   | Security audits, including firmware source code review, shall be provided to customers. This will include a manifest of source code provenance for the firmware; an audit of firmware build integrity (build infrastructure, signing infrastructure, source code integrity, authorization mechanisms to update source code and generate signed build); a testing gauntlet with detailed fuzzing, penetration and security property testing; the outcome of such testing; verification of artifacts like telemetry and debug logs, etc.   |  |  |  |  |  |  |  |
| SEC-15   | All signing keys shall be stored in a Hardware Security Module (HSM) that is either FIPS 140-2 Level 3 (or greater) certified or FIPS 140-3 Level 3 (or greater) certified.  |  |  |  |  |  |  |  |
| SEC-16   | Use of signing keys should be restricted to a small set of developers, following the principle of least privilege. Number of people with access and their corresponding roles shall be provided. Private signing keys should be generated by automation and not be modifiable by developers. No private signing keys should be transported in laptop or USB devices, or held in workstations.  |  |  |  |  |  |  |  |
| SEC-17   | All debug ports shall be disabled before the device leaves the factory. Alternatively, the ports shall only be accessible in the field after a successful exchange of a challenge-response mechanism using an asymmetric crypto scheme (refer to NIST SP 800-63). The state shall be reset to inaccessible on any reset or power cycle. The debug port state should be reported in a signed attestation at device power on.  |  |  |  |  |  |  |  |
| SEC-18   | All vendor unique commands, log pages or set features that are not explicitly defined in this specification or approved in writing by the customer shall be disabled before the device leaves the factory. Alternatively, the commands/log pages/set features shall only be accessible in the field after a successful exchange of a challenge-response mechanism using an asymmetric crypto scheme (refer to NIST SP 800-63). The state shall be reset to inaccessible on any reset or power cycle. The access state for out-of-spec commands should be reported in a signed attestation at device power on |  |  |  |  |  |  |  |

| SEC-19 | Adversarial testing using red teams shall be conducted before qualification starts.  A report of items attempted, and results shall be provided.  |  |  |  |  |  |
|--------|---|--|--|--|--|--|
| SEC-20 | <ul> <li>Vendor shall provide timely notification of security issues and delivery of fixes:         <ul> <li>Vendor shall document all security fixes with each firmware update.</li> <li>Vendor shall notify the end customer within 7 days of discovering security issues in the device hardware or firmware.</li> <li>Notification of issues shall include the process and timeline of the vendor's commitment to fix the issue:</li></ul></li></ul> |  |  |  |  |  |
| SEC-21 | Supplier shall provide an example of the decoded Telemetry and debugging logs to the customer.  |  |  |  |  |  |
| SEC-22 | The device shall not include user data in plaintext or ciphertext form, passwords, keys and any secret or sensitive information in any Telemetry or debug logs.   |  |  |  |  |  |
| SEC-23 | All public keys shall be revocable.   |  |  |  |  |  |
| SEC-24 | Secure boot flow shall be immutable for exploitation and use public keys to verify the authenticity of the mutable code. For reference see the <a href="https://ocentro.org/learning/beauthenticity">OCP Hardware Secure</a> <a href="https://ocentro.org/learning/beauthenticity">Boot White Paper</a> .   |  |  |  |  |  |
| SEC-25 | Secure firmware update flow shall be immutable for exploitation. There shall be no limits to the number of key rotations for secure update verification.  |  |  |  |  |  |
| SEC-26 | The device shall delete all keys from volatile memory as soon as they are no longer needed for operation during the current power on state.   |  |  |  |  |  |
| SEC-27 | The device shall only store host provided passwords, host provided keys, or any host provided secret information in non-volatile memory at any stage in an encrypted form. The encryption key for this protection shall not be stored in non-volatile memory.   |  |  |  |  |  |
| SEC-28 | The supplier must provide industry certification reports, if available, such as FIPS, NIST for device and device components such as TRNG, RNG, Crypto engine etc.   |  |  |  |  |  |
| SEC-29 | Log data and user data (data transferred from the Host in Write Commands) shall be stored on separate areas on the device. For example, in the system area and the user data area, respectively.  |  |  |  |  |  |
| SEC-30 | The vendor shall provide a comprehensive list of what is and what is not in the logs.   |  |  |  |  |  |
| SEC-31 | All telemetry and debug logs shall only be writable by device firmware after a successful secure boot.  |  |  |  |  |  |
| SEC-32 | There shall be no limit to the number of updates to the Security Version Number.  |  |  |  |  |  |
| SEC-33 | For secure boot failures, the device shall support SMBUS-3 using the recovery codes which are defined in the <u>Recovery Document</u> which is referenced by the <u>OCP Hardware Secure Boot White Paper</u> .  |  |  |  |  |  |

| SEC-34 | When locking is enabled for User Data, the Data Encryption Keys for that User Data must be cryptographically bound to the corresponding unlocking credentials: after a power cycle, the DEK must not be retrievable from the state of the device alone.   |  |  |  |  |  |  |
|--------|---|--|--|--|--|--|--|
| SEC-35 | The device shall support TCG Storage Opal SSC Feature Set: Additional DataStore Tables Version 1.00, revision 1.00.   |  |  |  |  |  |  |
| SEC-36 | The device shall support TCG Storage Opal SSC feature set: Configurable Namespace Locking Version 1.00, revision 1.02.  |  |  |  |  |  |  |
| SEC-37 | The device shall support limiting authentication attempts as described in TCG Core §5.3.4.1.1.2 "Authentication Attempt Limits with C_PIN Objects." The TryLimit for each C_PIN should be 50 and shall be between 10 and 100 (inclusive).   |  |  |  |  |  |  |
| SEC-38 | Authenticating a C_PIN shall require between 50ms and 5000ms (inclusive), and should require approximately 250ms. The time limit should be enforced cryptographically, e.g. by tuning the number of PBKDF iterations to reach the target time.  |  |  |  |  |  |  |
| SEC-39 | Passwords of length 32 bytes (C_PIN PinLength of 32) shall be supported.  |  |  |  |  |  |  |
| SEC-40 | The device shall support at least 2 Static ComIDs and should support at least 4.  |  |  |  |  |  |  |
| SEC-41 | The device shall support at least 2 Dynamic ComIDs and should support at least 4.   |  |  |  |  |  |  |
| SEC-42 | MaxComIDTime shall be between 5 and 240 seconds (inclusive), and should be 60 seconds.  |  |  |  |  |  |  |
| SEC-43 | At least 1 Read-Write Session shall be supported per SP, and shall be indicated by MaxSessions. (It is not required to support an active RW session on the AdminSP at the same time as sessions on other SPs, because this would violate the TCG Core spec.)  |  |  |  |  |  |  |
| SEC-44 | At least 2 Read-Only Sessions should be supported per SP, and shall be indicated by MaxReadSessions.  |  |  |  |  |  |  |
| SEC-45 | <ul> <li>TCG SessionTimeout SHALL be supported in the StartSession method call.</li> <li>DefSessionTimeout SHALL be capable of being Read using the Properties Method.</li> <li>The default DefSessionTimeout SHALL be 120,000 milliseconds.</li> <li>MaxSessionTimeout SHALL be 0, This value indicates that there is no limit.</li> <li>MinSessionTimeout SHOULD have a value of 500 (units in milliseconds).</li> <li>Support for setting the SPSessionTimeout column of the SPInfo table is RECOMMENDED.</li> </ul> |  |  |  |  |  |  |

#### **10.2 Secure Boot**

The device shall support Secure Boot. There are two fundamental things to address for secure boot:

#### 10.2.1 Secure boot rooted in hardware.

# 10.2.1.1 Core Root of Trust Measurement.

The vendor should follow the recommendations in the <u>TCG Publication for Hardware</u> <u>Requirements for a Device Identifier Composition Engine</u>. DICE coupled with <u>RIOT Core</u> and Source for <u>RIOT</u> can help implement Cryptographic Identity with explicit attestation.

| Requirement ID | Description  |
|----------------|--|
| SBT-1          | The device shall comply with the <u>FIPS 186-4 Digital Signature Standard (DSS)</u> and the <u>Open Compute Security Project Publication for Secure Boot Requirements</u> .  |
| SBT-2          | For Core Root of Trust measurement, each device shall have a Cryptographic Device Identity.  |
| SBT-3          | The <u>TCG DICE standard</u> , or hardware based cryptographic identity shall be implemented. Each device shall use DICE to attest to its hardware and firmware identity, and shall use SPDM to attest to other security-relevant configuration. |
| SBT-4          | The device should follow the guidance in the <u>Commercial National Security</u> <u>Algorithm Suite</u> regarding quantum resistant algorithms and key sizes.  |
| SBT-5          | Secure boot flow shall be immutable for exploitation and use immutable public keys.  |

# 11 Debug & Failure Analysis Support

#### **11.1** Debug Log Requirements

| Requirement ID | Description   |  |  |  |  |  |
|----------------|---|--|--|--|--|--|
| DEBUG-1        | The device shall support an internal event log that shall be extractable using NVMe-CLI vs-internal-log plug-in command. Below are some examples of data expected to be in the internal event logs. |  |  |  |  |  |
|                | <ul> <li>Rolling event-log (with Event ID) &amp; Temperature</li> <li>PCIe Completion Timeouts</li> </ul>   |  |  |  |  |  |
|                | <ul> <li>PCIe Interface Errors (Correctable or Uncorrectable errors)</li> <li>Log of a Critical Error</li> </ul>  |  |  |  |  |  |
|                | FATAL Errors/ FW Asserts  |  |  |  |  |  |
|                | <ul><li>Read Only Mode Entry</li><li>Ungraceful shutdown events</li></ul>   |  |  |  |  |  |
|                | Brownout Events (if a voltage detector is present)  |  |  |  |  |  |
|                | <ul> <li>Read/ Program/ Erase Failure Events</li> <li>Detection of Bad Blocks/ Grown Bad Blocks</li> </ul>  |  |  |  |  |  |
|                | XOR "Error Handling" Triggers   |  |  |  |  |  |
|                | <ul> <li>Firmware Upgrade/ Downgrade events</li> <li>Every time Drive enters/ exits Degraded Mode</li> </ul>  |  |  |  |  |  |
|                | POH, FW-Version, Timestamp and Power Cycle # of each event occurrence   |  |  |  |  |  |
|                | Exact Physical location of Grown Bad-Blocks (for NAND FA)      Find to Find Date Both France Scott (DRAMA SPANA Spanath on buffers)   |  |  |  |  |  |
|                | <ul> <li>End-to-End Data Path Error Event (DRAM, SRAM any other buffers)</li> </ul>   |  |  |  |  |  |

| DEBUG-2 | The device shall support reporting of Hardware Revision C6h log page.              |  |  |  |  |
|---------|--|--|--|--|--|
| DEBUG-3 | Hardware Revision update shall not trigger a Firmware Upgrade                      |  |  |  |  |
| DEBUG-4 | Logging events to the internal log shall not have an impact on device performance. |  |  |  |  |

#### 11.2 NVMe CLI Management Utility

The NVMe CLI utility (<a href="https://github.com/linux-nvme/nvme-cli">https://github.com/linux-nvme/nvme-cli</a>) shall be used as the management utility for NVMe devices.

| Requirement ID | Description   |  |  |  |  |  |
|----------------|---|--|--|--|--|--|
| UTIL-1         | The SSD supplier must test their SSDs with this utility and ensure compatibility. The following is the minimum list of commands that need to be tested with NVMe CLI:   |  |  |  |  |  |
|                | <ul> <li>Format (All options specified in IDENTIFY-2 must be verified).         nvme format</li> <li>Sanitize.         nvme sanitize and nvme santize-log</li> <li>FW upgrade &amp; downgrade.         nvme fw-download and nvme fw-commit</li> <li>Controller reset to load FW.         nvme reset and nvme subsystem-reset</li> <li>Log page reads including vendor log pages.         nvme get-log</li> <li>SMART status.</li> </ul> |  |  |  |  |  |
|                | <ul> <li>List devices.         nvme list</li> <li>Get/set features.         nvme get-feature and nvme set-feature</li> <li>Namespace management         nvme create-ns, nvme attach-ns, nvme detach-ns and nvme delete-ns</li> <li>Identify controller and namespace.         nvme id-ctrl, nvme id-ns, and nvme list-ns</li> <li>Effects log page.         nvme effects-log</li> </ul>   |  |  |  |  |  |

# 11.3 NVMe CLI Plug-in Requirements

The device supplier shall develop and provide a Linux NVMe CLI plugin that meets the following requirements:

| Requirement ID | Description   |  |  |  |  |
|----------------|---|--|--|--|--|
| UTIL-PI-1      | A single, common plugin for all the supplier's NVMe-based products. An example of using the NVMe-CLI plug-in is as given below: |  |  |  |  |

|           | <pre>nvme <vendor_name> <command/> [<device>] [<args>]</args></device></vendor_name></pre>   |  |  |  |  |  |
|-----------|--|--|--|--|--|--|
| UTIL-PI-2 | All plug-in data shall be decoded including into a human readable format and JSON output. Vendor-Unique logs can be in Binary format.  |  |  |  |  |  |
| UTIL-PI-3 | Access to vendor unique commands   |  |  |  |  |  |
| UTIL-PI-4 | All of the debug logs, crash dumps, NAND cell threshold voltage distributions shall be retrievable via NVMe-CLI, without using any external probes or tools.                             |  |  |  |  |  |
| UTIL-PI-5 | The plugin's subcommand nomenclature must adhere to <u>Section 16.2.1 - NVMe CLI Plug-In Nomenclature/Functional Requirements</u> and cannot change across versions.                     |  |  |  |  |  |
| UTIL-PI-6 | The plugin shall use the existing NVMe CLI interface to access any vendor unique commands that are supported by the device.  |  |  |  |  |  |
| UTIL-PI-7 | If the NVMe CLI interface needs to transfer greater than 16 MB of data, the NVMe vendor unique Command shall have the ability to do multiple scatter/gather elements on the data buffer. |  |  |  |  |  |
| UTIL-PL-8 | Source code for the plug-in shall be shared with the customer.   |  |  |  |  |  |
| UTIL-PL-9 | The NVMe-CLI source code shall be backwards compatible when updates are released.  |  |  |  |  |  |

# **11.4 NVMe CLI Plug-In Nomenclature/Functional Requirements**

The NVMe CLI plugin must meet the following naming and functional requirements:

| Requirement ID | NVMe CLI Nomenclature | Purpose   |  |  |  |
|----------------|-----------------------|---|--|--|--|
| UTIL-NM-1      | vs-cloud-log          | Retrieve the SMART / Health Information Extended (Log Identifier C0h) from Section 5.4.6.2  -SMART / Health Information Extended (Log Identifier C0h). The output format when this command is issued shall be printed as described in 11.5.1 and 11.5.2   |  |  |  |
| UTIL-NM-2      | vs-internal-log       | Retrieves internal drive telemetry/debug logging which should include but not limited to events described in DEBUG-1. This is the primary interface to extract all debug data from the drives.  |  |  |  |
| UTIL-NM-3      | vs-drive-info         | Outputs the following information:  1) Drive_HW_revision – Displays the current HW revision of the drive as described in Section 5.4.6.3 - Hardware Revision Log C6h.  2) FTL_unit_size – Display Indirection Unit (IU) size. Units are in Bytes, so "4096" means the FTL unit size is 4KiB. The source of this information is from EXT-SMART-29 i.e. Bytes 324:327 of the Extended SMART C0h Log Page. |  |  |  |

|            |                                   | 3) Boot Spec. Version – Display the Boot SSD Specification Version compliance. Shall print version "HyperScale Boot Version Spec." + MAJOR.MINOR" for this version of the HyperScale NVMe Boot SSD Specification. The MAJOR and MINOR version is retrieved from the EXT-SMART-28 field in the Extended SMART log.  4) Drive Ownership Status - Display the TCG Device Ownership status. Device ownership is defined by inspecting the value of C_PIN_SID, if C_PIN_SID is set to MSID then this field will report UNSET, otherwise report SET. If BlockSID is enabled then report BLOCKED. The source of this |
|------------|-----------------------------------|---|
|            |                                   | information is from EXT-SMART-30.   |
| UTIL-NM-4  | clear-pcie-correctable-<br>errors | Calls Clear PCle Correctable Error Counters (Feature Identifier C3h) Set Feature to clear the correctable PCle error counters. See Section 5.4.7.5 - Clear PCle Correctable Error Counters (Feature Identifier C3h) Set Feature for more details.   |
| UTIL-NM-5  | log-page-directory                | The NVMe command that lists all the log pages and a description of their contents.  |
| UTIL-NM-6  | cloud-boot-SSD-version            | Prints version "HyperScale Boot Version 1.0". The data for this resides in Log Page ID 0xC0 (Extended SMART Log Page).  |
| UTIL-NM-7  | Help                              | Display this help menu and usage of all sub-commands  |
| UTIL-NM-8  | vs-pcie-stats                     | PCle Error Counters data shall be returned when we execute the vs-pcie-stats command in the NVMe-CLI plug-in.   |
| UTIL-NM-9  | vs-nand-stats                     | Statistics related to media health shall be reported via this command. e.g. EXT-SMART-1,2,3,4,5,8,9,10,17,19,20,23,28 from the Extended SMART log data shall be returned when we execute the vs-nand-stats command in the NVMe-CLI plug-in.   |
| UTIL-NM-10 | vs-temperature-stats              | Temperature related metrics tracked by the SSD firmware shall be reported via the vs-temperature-stats command in the NVMe-CLI plug-in. Drive shall report Temperature Data from all sensors on-board as part of this command.  |
| UTIL-NM-11 | vs-device-waf                     | Calculate the SLC and TLC WAF (Write Amplification Factor) of the device and print/report the ratio. Use data from SMART-Log and  |

|  | Extended | SMART/ | Cloud-Log | to | calculate | this |
|--|----------|--------|-----------|----|-----------|------|
|  | value.   |        |           |    |           |      |

#### 11.5 NVMe-CLI Command Output Data Format

| Requirement ID | Description   |
|----------------|---|
|                | The section outlines the output format for the Cloud Log Page C0h. When command $vs-cloud-log$ is executed by the plug-in the following format shall be followed to output the results. |

#### 11.5.1 Human-Readable/ Plain Text Format

```
Physical Media Units Written - TLC (Bytes) : 0
Physical Media Units Written - SLC (Bytes): 576
Bad User NAND Block Count (Normalized) (Int): 100
Bad User NAND Block Count (Raw) (Int) : 0
XOR Recovery Count (Int): 0
Uncorrectable Read error count (Int) : 0
SSD End to End correction counts (Corrected Errors)(Int): 0
SSD End to End correction counts (Detected Errors) (Int) : 0
SSD End to End correction counts (Uncorrected E2E Errors) (Int) : 0
System data %% life-used : 0%
User data erase counts (Minimum TLC) (Int) : 0
User data erase counts (Maximum TLC) (Int) : 0
User data erase counts (Minimum SLC) (Int) : 0
User data erase counts (Maximum SLC) (Int) : 0
User data erase counts (Average SLC) (Int) : 0
User data erase counts (Average TLC) (Int) : 0
Program fail count (Normalized) (Int): 100
Program fail count (Raw) (Int) : 0
Erase Fail Count (Normalized) (Int): 100
Erase Fail Count (Raw) (Int): 0
PCIe Correctable Error count (Int): 0
%% Free Blocks (User) (Int) : 100%
Security Version Number (Int): 1
%% Free Blocks (System) (Int) : 88%
NVMe Stats (# Data Set Management/TRIM Commands Completed)(Int): 0
Total Namespace Utilization (nvmeOn1 NUSE) (Bytes) : 0
NVMe Stats (# NVMe Format Commands Completed)(Int): 100%
Background Back-Pressure Gauge(%)(Int): 0
Total # of Soft ECC Error Count (Int): 1285
Total # of Read Refresh count (Int) : 0
```

```
Bad System NAND Block Count (Normalized) (Int) : 100
Bad System NAND Block Count (Raw) (Int) : 0
Endurance Estimate (Total Writable Lifetime Bytes) (Bytes) : 300000
Thermal Throttling Status & Count (Number of thermal throttling
events)(Int): 0
Total # Unaligned I/O (Int): 0
Total Physical Media Units Read (Bytes) (Int): 425
Command Timeout (# of READ Command > Threshold → Filled by
Vendor() (Int): 0
Command Timeout (# of WRITE Command > Threshold → Filled by
Vendor() (Int): 0
Command Timeout (# of TRIM Command > Threshold → Filled by
Vendor() (Int): 0
Total PCIe Link Retraining Count (Int): 0
Active Power State Change Count (Int): 0
Cloud Boot SSD Spec Version (Int): 1.0.0.0
Cloud Boot SSD HW Revision (Int): 1.2.1.0 (example)
TCG Ownership Status: 0x0
Log Page Version (Int): 3
Log Page GUID (Hex): 0xC46DD7920F1E4266A178D8AC78884365
```

#### 11.5.2 JSON Format

```
Description
Requirement ID
  CLI-OP-2
              This section defines a machine-readable JSON format example. The object name
              specified in the section below shall be followed when printing the output of
              vs-cloud-log plugin sub-command in a JSON format.
{
      "definitions": {},
      "$schema": "http://json-schema.org/draft-07/schema#",
      "$id": "https://example.com/object1635265067.json",
      "title": "This is an example of a json schema for out SMART
attribute defaults",
      "type": "object",
      "required": [
            "physical media units bytes tlc",
            "physical media units bytes slc",
            "bad user blocks normalized",
            "bad user blocks raw",
            "xor recovery count",
            "uncorrectable read errors",
            "corrected e2e errors",
            "detected e2e errors",
            "uncorrected e2e errors",
            "system data life used pct",
            "min slc user data erase count",
            "min tlc user data erase_count",
            "max slc user data erase count",
            "max tlc user data erase count",
            "avg tlc user data erase count",
            "avg slc user data erase count",
            "program fail count normalized",
            "program fail count raw",
            "erase fail count normalized",
            "erase fail count raw",
            "pcie correctable errors",
            "pct free blocks user",
            "security version",
            "pct free blocks system",
            "num of trim commands",
            "total nuse bytes",
            "num of format commands",
            "background pressure gauge",
            "soft ecc error count",
            "read refresh count",
```

```
"bad system block normalized",
     "bad system block raw",
     "endurance est_bytes",
     "num throttling events",
     "total unaligned io",
     "physical media units read bytes",
     "num read timeouts",
     "num write timeouts",
     "num trim timeouts",
     "pcie link retrain count",
     "active power state change count",
     "cloud boot ssd spec ver",
     "cloud boot ssd hw ver",
     "worst case die location",
     "log page ver",
     "log page guid",
],
"properties": {
     "avg slc user data erase count": {
           "$id": "#root/avg slc user data erase count",
           "title": "User data erase counts (Average SLC)(Int)",
           "type": "integer",
           "examples": [
                1000000
           ],
           "default": 0
     },
     "avg tlc user data erase count": {
           "$id": "#root/avg tlc user data erase count",
           "title": "User data erase counts (Average TLC) (Int)",
           "type": "integer",
           "examples": [
                1000000
           ],
           "default": 0
     },
     "bad user blocks raw": {
           "$id": "#root/bad user blocks raw",
           "title": "Bad User NAND Block Count (Raw) (Int)",
           "type": "integer",
           "examples": [
                100000
          ],
           "default": 0
```

```
}
```

**11.6 Performance Monitoring** 

| Requirement ID | Description   |
|----------------|---|
| PERFMON-1      | The device shall support the Latency Monitoring Feature Set as described in the |
|                | Appendix C of OCP NVMe SSD Requirements v2.0 Document.                          |

# **12** Mechanical

#### 12.1 Form factor

| Requirement ID | Description   |
|----------------|---|
| FF-1           | The device shall adhere to the M.2 specification with a size of 22mm x 80mm.  |
| FF-2           | PCB height shall be conforming to PCI-SIG M.2 spec R4.0 and shall not exceed  |
|                | the Label-S3 dimensions: Top Max: 1.50mm, Bottom Max: 0mm   |
| FF-3           | The device shall use an M key.  |
| FF-4           | The bottom-side of the PCB (as defined in M.2 Form-Factor Specification) shall not have any conducting elements (e.g. test-points, debug ports, components etc.). |
| FF-5           | A CAD file for the device shall be provided to the customer.  |

# **13 Electrical**

# **13.1 Power consumption**

# **13.1.1** Power Consumption Methodology & Requirements

| Requirement ID | Description   |
|----------------|---|
| PCM-1          | The device max average power consumption for any workload (including Full Drive Erase/ Sanitize) shall not exceed the maximum average power as configured in <a href="PWR-1">PWR-1</a> (power state descriptor table) in a 500ms window with a sampling rate of 2ms or better. The measurement duration shall be at least 15 minutes on a pre-conditioned device. |
| PCM-2          | The device peak power for any workload shall not exceed 11.55W and shall be measured in a 100us window with a sampling rate of 4uS or better. The measurement duration shall be at least 15 minutes on a pre-conditioned device.  |

# **13.1.2** Host Based Power & Thermal Management

| Requirement ID | Description  |        |        |      |        |                     |                    |
|----------------|--|--------|--------|------|--------|---------------------|--------------------|
| PWR-1          | The following operational power-states table shall be implemented by the device  |        |        |      |        |                     |                    |
|                | firmware (at   | a mini | mum):  |      |        |                     |                    |
|                | Req. ID Power State Maximum  |        | Entry  | Exit |        |                     |                    |
|                |  |        |        |      | Power  | Latency<br>(ENTLAT) | Latency<br>(EXLAT) |
|                | PWR-1a   | a      | 0      |      | 11.55W | IHV*                | IHV                |
|                | PWR-1  | b      | 1      |      | 8.25W  | IHV                 | IHV                |
|                | PWR-10   | С      | 2      |      | 6.5W   | IHV                 | IHV                |
|                | PWR-10   | b      | 3      |      | 5W     | IHV                 | IHV                |
|                | PWR-1  | е      | 4      |      | 4W     | IHV                 | IHV                |
|                | PWR-1  | f      | 5      |      | 3W     | IHV                 | IHV                |
|                | PWR-1  | g      | 6      |      | 2W     | IHV                 | IHV                |
| PWR-2          | device shall report FFFFFFFF for the Entry Latency (ENTLAT) and Exit Latency (EXLAT). All other entries in the power state descriptor table are "Don't Care".  The default power state shall be set as follows:  Req. ID Drive Physical Capacity Default Power State                     |        |        | •    |        |                     |                    |
|                | PWR-2a   |        | 512GB  |      | PWR-1  | .d (PS3)            |                    |
|                | PWR-2b   |        | 256GB  |      | PWR-1  | .e (PS4)            |                    |
|                | PWR-2c   |        | 128GB  |      | PWR-1  | Lf (PS5)            |                    |
|                | PWR-2d 1024GB PWR-1b (PS1)   |        |        |      |        |                     |                    |
|                | PWR-2e   |        | 2048GB |      | PWR-1  | .b (PS1)            |                    |
| PWR-3          | The Set Features for Power Management with the SV bit 31 in Command DWORD 10 shall be supported so that the power level can be set and will be saved across power cycles.  |        |        |      |        |                     |                    |
| PWR-4          | If the host selects a non-supported power state, which is higher power than what the device can support, the drive shall accept the command, indicate the drive is operating at the selected power state when a get feature command is executed, and run at the maximum supported power. |        |        |      |        |                     |                    |

# **13.2** Voltage Detector

| Requirement ID | Description  |
|----------------|--|
| VD-1           | All brownout scenarios shall be recorded in the device's internal event log if |
|                | brownout detection is supported.   |

#### 13.3 SMBus Support

| Requirement ID | Description   |
|----------------|---|
| SMBUS-EL-1     | The device electricals shall follow the PCI Express M.2 specification.  |
| SMBUS-EL-2     | The device's SMBus protocol shall comply with the System Management Bus (SMBUS) Specification Version 3.1.  |
| SMBUS-EL-3     | The device should support I3C, at the point in time that I3C is ratified for M.2 by PCI SIG it shall then be a requirement for devices to support I3C. This shall include supporting a I2C fall back method for backward compatibility in legacy systems. |

# **13.4 PCle Link Equalization**

| Requirement ID | Description   |
|----------------|---|
| LE-1           | All Tx equalization presets (P0 to P10) as specified by the PCIe Spec. shall be |
|                | supported   |

#### **13.5 GND Pins**

| Requirement ID | Description   |
|----------------|---|
| GND-PIN-1      | The device shall tie all the GND pins(15 pins) defined in Socket 3  |
|                | PCIe-based Adapter Pinouts (Key M) of PCI-SIG PCIe M.2 SPEC R4.0 to |
|                | GND. Pin1 shall be used as a Presence Detect Pin.                   |

# 14 Thermal

# **14.1 Operating Conditions**

The SSD shall be operated under the following conditions:

#### 14.1.1 Data Center Altitude

| Requirement ID | Description   |
|----------------|---|
| THRM-1         | The data centers may be located at an altitude of up to 2000 meters above |
|                | sea level. The drive needs to operate in this condition without issues.   |


#### 14.1.2 Operational Temperature/Relative Humidity

| Requirement ID | Description  |
|----------------|--|
| OP-TH-1        | The SSD shall operate normally with relative humidity to be between 10% and 90%.   |
| OP-TH-2        | The SSD shall operate normally <i>(without losing performance)</i> with composite temperature <i>(measured by the thermal sensor)</i> to be between 0°C and 76°C |

#### 14.1.3 Non-Operational Temperature/Relative Humidity

| Requirement ID | Description   |
|----------------|---|
| NOP-TH-1       | Non-operational relative humidity environment is to be between 10% and 90%. |
| NOP-TH-2       | Non-operational temperature environment is to be between -40°C and 85°C.    |

#### 14.2 Thermal Throttling



| TTHROTTLE-4  | The firmware algorithm shall deploy safeguards to prevent a false activation of either thermal throttling or thermal shutdown. Example of a false activation would be a glitch in any of the sensor readings which would cause the composite temperature to reach the thermal throttling or thermal shutdown limit.  |
|--------------|--|
| TTHROTTLE-5  | A composite temperature of 77°C (170.6°F) shall be used for throttling.  |
| TTHROTTLE-6  | Thermal throttling shall not start based on the rate of temperature increase or slew rate.   |
| TTHROTTLE-7  | When the device is in the thermal throttling state and the temperature drops back down below 75°C (167°F), the device shall exit the thermal throttling state and an Asynchronous Event Request shall be completed with the Asynchronous Event Type field set to 001b (SMART / Health status) and the Asynchronous Event Information field set to 01h (Temperature Threshold). The device shall clear bit 1 of the SMART / Health Information (Log Identifier 02h) Critical Warning field to 0b. |
| TTHROTTLE-8  | When the device reaches a critical temperature on any component it shall report a composite temperature of 85°C (185°F) and an Asynchronous Event Request shall be completed with the Asynchronous Event Type field set to 001b (SMART / Health status) and the Asynchronous Event Information field set to 01h (Temperature Threshold) before the device shuts off to protect itself.   |
| TTHROTTLE-9  | The device shall report a value of 015Eh (77°C) in the Warning Composite Temperature Threshold (WCTEMP) field of the Identify Controller Data structure.   |
| TTHROTTLE-10 | The device shall report a value of 0166h (85°C) in the Critical Composite Temperature Threshold (CCTEMP) field of the Identify Controller Data structure.  |

# **15 Out-of-Band Management Support**

# 15.1 NVMe Basic Management Command (Appendix A) Requirements

| Requirement ID | Description  |
|----------------|--|
| SMBUS-1A       | The device shall support the NVMe Basic Management Command as defined in Appendix A of the NVMe Management Interface 1.1b specification:  (https://nvmexpress.org/wp-content/uploads/NVM-Express-Management-Interface-1.1b-2020.10.05-Ratified.pdf). |
| SMBUS-1B       | SMBus Block Read protocol and Byte Read protocol shall be supported.   |
| SMBUS-2        | The Secure Boot Failure Feature Reporting Supported bit at offset 243 shall be supported and set to 1b to indicate support for SEC-6.  |
| SMBUS-3        | When there is a secure boot failure the device shall report the failure with the following behavior:   |

|          |   | Bit Description   |  |  |  |  |
|----------|---|---|--|--|--|--|
|          |   | 7   | Secure Boot Failure Feature Reporting Supported bit at offset 243 shall be set to 1b. See Command Code 242 (Secure Boot Failure Reporting) for definition. |  |  |  |
|          |   | 6 Secure Boot Failure Status bit at offset 243 shall be set to 1b. See Command Code 242 (Secure Boot Failure Reporting) for definition. |  |  |  |  |
|          |   | 5 Shall be set to 1b if codes are supported. If this bit is set to 1b then a valid Recovery code shall be entered in byte 244.          |  |  |  |  |
|          |   | 4:0 Reserved. Shall be cleared to zero.   |  |  |  |  |
| SMBUS-4  | The device shall implement the SMBus format for Basic Management commands ( <i>Appendix A of the NVMe Management Interface 1.1b</i> specification) as shown in section 15.3.          |   |  |  |  |  |
| SMBUS-5  | The device shall take no longer than CAP.TO to produce stable SMBUS output values through the NVMe Basic Management Interface protocol after a device power-on                        |   |  |  |  |  |
| SMBUS-6  | The device shall generate the PEC values specified for each command code in the SMBus data format described in Section 15.3 - NVMe Basic Management Command (Appendix A) Data Format. |   |  |  |  |  |
| SMBUS-7  | All data shall be returned in a big-endian format unless otherwise noted.   |   |  |  |  |  |
| SMBUS-8  | The device shall support SMBus ARP.   |   |  |  |  |  |
| SMBUS-9  | The default SMBUS/I2C address shall follow the NVMe Management Interface Specification version 1.1b or newer.   |   |  |  |  |  |
| SMBUS-10 | SMI   | BUS interfa   | ace shall not be dependent on the health of PCIe Interface.  |  |  |  |

# 15.2 VPD

| Requirement ID | Description   |  |  |  |  |
|----------------|---|--|--|--|--|
| VPD-1          | VPD support is optional. If implemented, it shall support IPMI Platform |  |  |  |  |
|                | Management FRU Information.   |  |  |  |  |

# **15.3** NVMe Basic Management Command (*Appendix A NVMe-MI Spec.*) Data Format For devices supporting Appendix A NVMe-MI the following is required.

| Command Code<br>(Decimal) | Offset<br>(Decimal) | Description  |
|---------------------------|---------------------|--|
| 0                         | 0                   | Defined in NVM Express Management Interface 1.1b.  |
| 8                         | 8                   | Defined in NVM Express Management Interface 1.1b.  |
| 32 32                     |                     | Length of GUID. This is the number of bytes until the PEC code. This shall be 16 decimal (0x10). |

|     | 48:33   | GUID: This is a 16-byte Global Unique Identifier. The GUID shall be 0xC035E2BC3B4A40E982E61BDEC28EFA72   |
|-----|---------|--|
|     | 49      | PEC: An 8-bit CRC calculated over the slice address, command code, second slave address and returned data. Algorithm is defined in SMBus Specifications.   |
| 50  | 95:50   | Reserved:<br>Shall be set to 0x0.  |
| 96  | 96      | Length of Device Info: Indicates number of additional bytes to read before encountering PEC. This value should always be 56 (38h) in implementations of this version of the spec.  |
|     | 104:97  | Firmware Version Number: This field shall indicate the activated firmware version that is running on the device after the firmware activation took place. The format of this field shall be as defined in field Firmware Revision (FR) section 5.15.2.2 Identify Controller Data Structure of the NVMe specification version 1.4c. |
|     | 108:105 | This is the device raw capacity in GB in Hex (e.g. 2048 GB in raw capacity = 0x800). Does not include any extra spare blocks within the NAND.  |
|     | 112:109 | Reserved:<br>Shall be set to 0x0.  |
|     | 152:113 | Product Part/Model Number. The reason for 40 bytes is to keep this consistent with NVMe that already has this field in the identify command.   |
|     | 153     | PEC: An 8-bit CRC calculated over the slice address, command code, second slave address and returned data. Algorithm in SMBus Specifications.  |
| 154 | 241:154 | Reserved:<br>Shall be set to 0x0.  |
| 242 | 242     | Length of Secure Boot Status: Indicates number of additional bytes to read before encountering PEC. This value should always be 4 (0x4).   |
|     | 243     | Bit 7: Secure Boot Failure Feature Reporting Supported When set to 0x1 the secure boot feature reporting is supported. When set to 0x0 the secure boot failure feature reporting is not supported.   |

|     |         | Bit 6: Secure Boot Failure Status: When set to 0b there is no secure boot failure. When set to 1b there is a   |
|-----|---------|--|
|     |         | secure boot failure. This bit shall only be set if the Secure Boot Feature Supported bit is set to 1b and there is a secure boot failure.  |
|     |         | Bit 5: OCP Recovery/ Platform Root-of-Trust for Recovery: When set to 1b, OCP Recovery/ Platform Root-of-Trust for Recovery codes are supported in byte 244. When cleared to 0b OCP Recovery/ Platform Root-of-Trust for Recovery codes are not supported and byte 244 shall be cleared to zero. |
|     |         | Bit 4:0 Reserved. Shall be cleared to 0x0.   |
|     | 244     | Recovery Code: OCP Recovery/Platform Root-of-Trust for Recovery code.  |
|     | 246:245 | Reserved:<br>Shall be set to 0x0.  |
|     | 247     | PEC: An 8-bit CRC calculated over the slice address, command code, second slave address and returned data. Algorithm in SMBus Specifications.  |
| 248 | 248     | Length of Log Page Version Number: Indicates number of additional bytes to read before encountering PEC. This value should always be 6 (0x06) in implementations of this version of the spec.  |
|     | 250:249 | Log Page Version Number: Indicates the version of this mapping used in the device. Shall be set to '5' (0x05 after an SMBus block read is completed.   |
|     | 254:251 | Reserved: Shall be set to 0000h.   |
|     | 255     | PEC: An 8-bit CRC calculated over the slice address, command code, second slave address and returned data. Algorithm in SMBus Specifications.  |

# **15.4 NVMe-MI Requirements**

For devices supporting NVMe-MI, all the following requirements apply.

| Requirement ID | Description   |
|----------------|---|
| NVMe-MI-1      | The device shall support NVMe Management Interface Specification version 1.1b or later. |
| NVMe-MI-2      | The device shall support MCTP over SMBus.   |
| NVMe-MI-3      | The device shall support SMBUS Fixed and Discoverable.                                  |

| NVMe-MI-4 | The device shall NACK any SMBus/I2C addresses not listed in the NVM Express Management Interface 1.1b, or assigned through SMBUS ARP.   |  |  |  |  |
|-----------|---|--|--|--|--|
| NVMe-MI-5 | All mandatory NVMe Management Interface commands defined by the NVMe Management Interface Specification 1.1b shall be supported through MCTP over SMBus.  |  |  |  |  |
| NVMe-MI-6 | All mandatory NVMe Admin commands defined by the NVMe Management Interface Specification 1.1b shall be supported through MCTP over SMBus.   |  |  |  |  |
| NVMe-MI-7 | The device shall support the following optional NVMe Management Interface Commands by MCTP over SMBus, even when the PCIe Links are not active:      Firmware Activate/Commit     Firmware Image Download     Security Send     Security Receive  The device may support the following optional NVMe Management Interface Commands:     Device Self-test     Format NVM     Namespace Management     Namespace Attachment     Sanitize     Set Features |  |  |  |  |
|           | Note that our intention is that in future versions of this specification, the above optional commands will become mandatory.  |  |  |  |  |
| NVMe-MI-8 | The following Log Identifiers shall be supported by MCTP over SMBus, even when the PCIe Links are not active:  SMART / Health Information Log (02h) Error Information Log (01h) Firmware Slot Information (03h) Device Self-test (06h) Sanitize Status (81h) Persistent Event Log (0Dh)   |  |  |  |  |
|           | SMART Extended Log Page (C0h)   |  |  |  |  |

# **16 Labeling Requirements**

Below are the requirements for the label placed on devices conforming to this specification.

# **16.1 Label Requirements**

Barcode-1 ("Model Number"<Customer Specified Separator>"Serial Number")

Barcode-2 (PSID with no delimiter characters)

Only needed if different from Model Number



Model Number: OCP-Example-Model-Number

Serial Number: 0321xxxxxxxxxxxxxxxx



PSID: 10A9A3676D3A42A68A024479F83D8771

Manufacturer's Part Number: OCP-Example-Model-Number-xxxxxxxxxxxxxx

Capacity: xxxGB

COO: Elbonia

Rating: DC 12V 1.5A

HW Ver: xxxxx Storage Device

Vendor

Logo



















Figure 3 HyperScale Boot Device Label Format

| Requirement ID | Description   |  |               |  |              |  |  |
|----------------|---|--|---------------|--|--------------|--|--|
| LABL-1         | The following fields are required information that shall be place |  |               | The following fields are required information that shall be placed on the label: |              |  |  |
|                | Item  | Format   | Text Required | Barcode<br>Required  | Barcode Type |  |  |
|                | Barcode-1   | 'Model Number' 'Customer Defined Separator' 'Serial Number' \n.  | No            | Yes  | 2d           |  |  |
|                | Model<br>Number   | See LABL-11<br>(Model<br>Number must<br>match).  | Yes           | No   | N/A          |  |  |
|                | Serial Number   | See LABL-12<br>(Serial<br>Number must<br>match),<br>LABL-15<br>(certification<br>logos), and<br>LABL-17<br>(Serial<br>Number<br>format). | Yes           | No   | N/A          |  |  |

|        | Manufacturer<br>'s Part<br>Number   | Number used for ordering.  | Yes, if<br>different from<br>Model<br>Number | No  | N/A |  |  |
|--------|---|--|--|-----|-----|--|--|
|        | Capacity  | Number of GB or TB.  | Yes  | No  | N/A |  |  |
|        | STORAGE<br>DEVICE   | Text shall be<br>"STORAGE<br>DEVICE".  | Yes  | No  | N/A |  |  |
|        | PSID  | TCG-OPAL<br>Spec.  | Yes  | No  | N/A |  |  |
|        | Barcode-2   | 'PSID' \n  | No   | Yes | 2d  |  |  |
|        | HW Revision   |  | Yes  | No  | N/A |  |  |
|        | Regulatory<br>Mark  |  | (certification os).                          | No  | N/A |  |  |
|        | Country<br>Certification<br>Numbers   | See LABL-15 (certification logos).   |  | No  | N/A |  |  |
|        | Certification<br>Logos  |  | (certification os).                          | No  | N/A |  |  |
|        | RoHS/<br>Green  |  | See LABL-15 (certification logos).           |     | N/A |  |  |
| LABL-2 | during qualificati  | The Model Number on the shipping label shall match the Model Number used during qualification. |  |     |     |  |  |
| LABL-3 | The minimum font size shall be 3 points and the typical size should be 6 points.  |  |  |     |     |  |  |
| LABL-4 | For the Capacity field, if there are space constraints, the manufacturer may remove "Capacity:" and just show "XXXGB" or "XXXTB".   |  |  |     |     |  |  |
| LABL-5 | To distinguish Model Number and Serial Number, Barcode-1 shall have a customer defined separator between the Model Number portion and the Serial Number portion. For Example:  Model Number: OCP-Example-Model-Number Serial Number: 0321xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx |  |  |     |     |  |  |
|        | Barcode-1 Readout: OCP-Example-Model-Number< <i>Customer Defined</i> Separator>0321xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx   |  |  |     |     |  |  |
|        | Customer Defined Separator can be as follows:  1. OCP-Example-Model-Number_0321xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx   |  |  |     |     |  |  |
| LABL-6 | There shall be a l  | There shall be a line with the text "STORAGE DEVICE".  |  |     |     |  |  |
| LABL-7 | The following fields are optional information that can be placed on the label at the discretion of the device maker. Placement is also at the device makers discretion if   |  |  |     |     |  |  |

such information does not interfere with the mandatory information above. No additional barcode shall be present.

| Item  | Format  | Text Required | Barcode<br>Required | Barcode Type |
|---|---|---------------|---------------------|--------------|
| Processor<br>Code (BA)  |   | Optional      | No                  | N/A          |
| Maker Logo  |   | Optional      | No                  | N/A          |
| Rated Voltage<br>& Current  |   | Optional      | No                  | N/A          |
| Production<br>Date  | DDMMYYYY:<br>DD (Date),<br>MM (Month),<br>YYYY (Year) | Optional      | No                  | N/A          |
| Weekly Code   | YYWW: YY<br>(Year), WW<br>(Week)                      | Optional      | No                  | N/A          |
| Warranty<br>VOID IF<br>REMOVED  |   | Optional      | No                  | N/A          |
| Makers Own<br>Label Material<br>Number  |   | Optional      | No                  | N/A          |
| Website,<br>Company<br>Address  |   | Optional      | No                  | N/A          |
| SSD   |   | Optional      | No                  | N/A          |
| Product Series<br>Name  |   | Optional      | No                  | N/A          |
| SA: Value<br>used within<br>manufacturin<br>g                                     |   | Optional      | No                  | N/A          |
| PBA: Physical Board Address (identifies the physical configuration of the device) |   | Optional      | No                  | N/A          |
| WWN: World<br>Wide Number<br>(unique for<br>each device)                          |   | Optional      | No                  | N/A          |

| LABL-8  | To ensure that data-center operations personnel can quickly and easily identify devices that have been ticketed for field replacement, it is mandatory to have the proper identifying fields on the label(s), in the format specified below.  |  |
|---------|---|--|
| LABL-9  | The label shall not degrade over the standard device lifetime under standard operating conditions.  |  |
| LABL-10 | For M.2 the label shall be placed on the customer specific side of the device as defined in the Appendix section of this spec.  |  |
| LABL-11 | The Model Number in Barcode-1, the Model Number printed on the label, the Model Number in the Product Datasheet and the Model Number returned in Identify Controller Data Structure (CNS 01h, byte offset 63:24) shall all match at all times after manufacturing completes. This includes device states, such as firmware authentication failures, that may prevent complete loading of the device firmware. The requirement may be exempted in writing by the customer. |  |
| LABL-12 | The Serial Number in Barcode-1, the Serial Number printed on the label and the Serial Number returned in Identify Controller Data Structure (CNS 01h, byte offset 23:04) shall all match at all times after manufacturing completes. This includes device states, such as firmware authentication failures, that may prevent complete loading of the device firmware  |  |
| LABL-13 | This Hardware Revision printed on the label and returned by the NVMe-CLI utility shall match, and shall match Global HW Revision (HWREV-1).   |  |
| LABL-14 | All other electronically readable information shall also match their counterparts printed on the label.   |  |
| LABL-15 | The following certification logos and their   | corresponding certifications are required:   |
|         | Regulatory Mark/Text  | Description  |
|         | Regulatory Model Number   | Unique regulatory Identifier.  |
|         | Made in XXXX  | Country of Origin.   |
|         | Manufacturer or Brand name  | Identification of the responsible party for placing the device into the market.  |
|         | Address of the Manufacturer   | Required for devices with the CE mark or UKCA mark.  |
|         | Date of Manufacture   | Not needed if embedded in the Serial Number.   |
|         | Serial Number   | Alphanumeric, 12-20 digits with first 4 digits indicating: Date of Manufacturing in Work Week and Year WWYY1234567890123456. |
|         |   | [Europe] Compliance with EU WEEE directive 2010/19/EU.   |
|         | C€  | [Europe] Compliance with EU EMC directive 2014/30/EU and RoHS directive 2011/65/EU.  |

|         |   | [Australia, New Zealand] Compliance with requirements of the relevant Australian ACMA Standards, under the Radiocommunications Act 1992 and the Telecommunications Act 1997.  [Japan] Compliance with Japan VCCI requirements. |  |
|---------|---|--|--|
|         | XXXX-XX-XX  | [Korea] Compliance with requirements of the Radio Research Laboratory Ministry of Information and Communication Republic of Korea.   |  |
|         | CAN ICES-3(*)/NMB-3(*)  | [Canada] Compliance with Canada standard ICES 003. Where * is either A or B.   |  |
|         | Æ   | [USA] Mandatory. Compliance with United States Federal Communications Commission requirements.   |  |
|         | c 💫 us  | [USA] Compliance with UL standards and Canadian Safety Standards.  |  |
|         | XXXXX<br>RoHS   | [Taiwan] Compliance with Taiwan EMC and RoHS.  |  |
|         | 20)   | [China] Compliance with Chinese environmental requirements. Number inside the circle is usually 10 or 20.  |  |
|         | <b>6</b>  | [Morocco] Compliance with Moroccan EMC standards.  |  |
|         | UK<br>CA  | [United Kingdom] Mandatory after 1/1/2022. Guidance to UKCA marking.   |  |
| LABL-16 | If the surface of any component or casing will reach a temperature of 70°C (158°F) or greater the following warning logo shall be either printed on the label or placed separately on the device: |  |  |
| LABL-17 | The format of the serial number shall be WWYYSerialNumber. For Example: WWYY1234567890123456.   |  |  |
| LABL-18 | Barcodes shall be printed using Datamatrix ECC200 or Model 2 QR code only.  |  |  |
| LABL-19 | QR codes shall use a minimum of ECC Level M (15%).  |  |  |
| LABL-20 | The density of the barcode shall be 10 mils or larger.  |  |  |

| LABL-21 | The label shall only be printed on Polyester or Plastic labels using a Wax/Resin ribbon.   |
|---------|--|
| LABL-22 | The PSID shall be printed on the label in its direct 32-character alphanumeric representation without any ancillary delimiting characters (e.g., underscore, dash, backslash, forward slash, etc.) and shall exactly match the readout of Barcode-1. |

# **17 Environmental Considerations**

# **17.1 RoHS Compliance**

| Requirement ID | Description   |  |
|----------------|---|--|
| RoHS-1         | The Supplier shall provide component-level reporting on the use of listed |  |
|                | materials by concentration (ppm) for all homogenous materials.            |  |

# **17.2 ESD Compliance**

| Requirement ID | Description   |
|----------------|---|
| ESD-1          | The Device manufacturer needs to provide ESD immunity level (HBM- Human   |
|                | Body Model) measured in accordance with ANSI/ESDA/JEDEC JS-001-2010 spec. |
|                | (IEC-61000-4-2)   |
| ESD-2          | ESD testing shall include testing gold-fingers.                           |

# **18 Sustainability Requirements**

| Requirement ID | Description  |
|----------------|--|
| SUS-1          | A Life Cycle Assessment (LCA) performed in accordance with ISO 14040 for the device shall be provided to the customer. |
| SUS-2          | Recycled content information per material type shall be provided to the customer.                                      |

# **19 Shock and Vibration Requirements**

The device vendors shall conform to the following requirements with respect to a M.2 SSD module:

| Requirement ID | Description   |
|----------------|---|
| SV-1a          | The non-operational shock requirement is 700G, half-sine, 0.5ms, total 6 shocks, along all three axes (+/-)                                     |
| SV-1b          | The vibration requirement during operation is: 1.8G <sub>rms</sub> , 5-500-5 Hz, Random Vibe, 20 min along all three axes                       |
| SV-1c          | The vibration requirement during non-operation is: 3.13G <sub>rms</sub> , 5-800-5 Hz, total 6 sweeps along all three axes, 20 minutes per sweep |

# SV-1d Validation flow for Shock and Vibration: UUT (Unit Under Test), test fixture should be visually inspected and ensured that everything is torqued or secured as needed. Pictures of test fixtures with and w/o UUT should be provided. Baseline performance of the drive should be gathered and used as a reference against post S&V data to ensure no performance impact incurred. Once S&V testing is completed, repeat visual inspection to the UUT and test fixture to ensure no physical damage or performance impact has occurred to the UUT or test fixture. Re-run stress test on the UUT in case of non-op test and provide data indicating no performance impact incurred to the unit.

# **Appendix A: CLA Format**

| Requirements   | Details                                       | Link to which Section in Spec |
|--|---|-------------------------------|
| Contribution License<br>Agreement  | OPTION B: Open<br>Web Foundation<br>(OWF) CLA |                               |
| Are All Contributors listed in Sec 1: License?   | Yes   |                               |
| Did All the Contributors sign<br>the appropriate license for<br>this spec? Final Spec<br>Agreement/HW License? | Yes   |                               |

| Which 3 of the 4 OCP Tenets are supported by this Spec?                               | Efficiency Scalability Openness Impact | <ul> <li>Efficiency: Enables a common design that can be used across multiple end users which reduces the number of SKUs.</li> <li>Scalability: Simpler design allows for scale, manageability and reliability</li> <li>Openness: Provides an open specification for hyperscale boot drive SSD requirements.</li> <li>Impact: This contribution provides the community a public SSD specification for hyperscale boot drive SSD users to focus on. Enables a more robust supply chain and increased quality. Enabling the eco-system to have an open component specification thus enabling innovation.</li> </ul> |
|---|--|---|
| Is there a Supplier(s) that is building a product based on this Spec?                 |  |   |
| Will Supplier(s) have the product available for GENERAL AVAILABILITY within 120 days? |  |   |

# **Appendix B: Meta Unique Requirements**

#### **Performance:**

#### **IO.go Targets**

This test measures how long the file system is blocked from writing/overwriting a file while a different file is deleted. The prep for this test is defined in PMP-9.

| Requirement ID | Description  |
|----------------|--|
| IOGO-1         | All targets below shall be applicable to file-sizes <= 2048MB. |
| IOGO-2         | Less than 4 file sizes total with latency outliers > 10ms      |
| IOGO-3         | No more than 2 latency outliers per file size                  |
| IOGO-4         | No single latency outlier above 15ms                           |
| IOGO-5         | The IO.go targets will be met with XFS, EXT-4 & BTRFS          |
|                | file-systems.  |

#### **FileDelete & FileAppend Targets**

This test measures how long the file system is blocked from appending to a file while a file is deleted. Ideally there should be no measurable io stalls reported by this tool. Run the benchmark script "filedelete\_whileappending.sh". Results will output to stdout.

| Requirement ID | Description  |
|----------------|--|
| FILE-DELETE-1  | No measurable io stalls reported by this tool.                       |
| FILE-DELETE-2  | Test should be executed for <i>xfs, ext4 and btrfs</i> file-systems. |

#### Label:

#### **Customer Defined Separator**

| Requirement ID | Description   |
|----------------|---|
| LABEL-FB-1     | The customer defined separator for labels printed on Meta SSD's shall be "_" (underscore).                          |
| LABEL-FB-2     | For M.2 the label shall be placed on the bottom side of the device as defined in the M.2 form-factor specification. |

# **Appendix C: Google Unique Requirements**

### **Security:**

| Requirement ID | Description  |  |
|----------------|--|--|
| GOOG-SEC-1     | Google to require FIPS 140-3 L1 or higher certification of cryptographic modules within the drive. This requirement is additive to SEC-7 and SEC-15. |  |

#### Label:

#### **Customer Defined Separator**

| Requirement ID | Description   |
|----------------|---|
| LABEL-GOOG-1   | The customer defined separator for labels printed on Google SSD's shall be "" (space).  |
| LABEL-GOOG-2   | For M.2 the label shall be placed on the top side of the device, so they can be accessed and scanned without any disassembly. |

#### **Endurance Targets:**

#### Google requires the device to meet the following requirements

| Requirement ID                         | Usable User<br>Capacity <sup>2</sup> /Physical<br>Capacity <sup>3</sup> | Minimum TBW @ 4k random writes  |
|--|---|---------------------------------|
| ENDU-GOOG-TGT-1                        | 100GB/128GB   | Minimum endurance of 192 TBW    |
| (No compression, 28% OP <sup>1</sup> ) |   |                                 |
| ENDU-GOOG-TGT-2                        | 200GB/256GB   | Minimum endurance of 384 TBW    |
| (No compression, 28% OP)               |   | Williman endurance of 364 TBW   |
| ENDU-GOOG-TGT-3                        | 400GB/512GB   | Minimum endurance of 768 TBW    |
| (No compression, 28% OP)               |   | Willilliam endurance of 768 TBW |
| ENDU-GOOG-TGT-4                        | 800GB/1024GB  | Minimum and June 22 of 4526 TDM |
| (No compression, 28% OP)               |   | Minimum endurance of 1536 TBW   |
| ENDU-GOOG-TGT-5                        | 1600GB/2048GB   | Minimum and June 2012 TDM       |
| (No compression, 28% OP)               |   | Minimum endurance of 3072 TBW   |
|  |   |                                 |

<sup>&</sup>lt;sup>1</sup> OP is calculated from usable user capacity and physical capacity in decimal GB only, which does not include the capacity from the difference between binary GiB and decimal GB.

<sup>&</sup>lt;sup>2</sup> Usable user capacity is the host/user addressable capacity (TNVMCAP - UNVMCAP) in GB.

<sup>&</sup>lt;sup>3</sup> Physical capacity is the total formattable NVM capacity (TNVMCAP) with 0% OP in GB.

# **Appendix D: Guidance on Implementation of GUIDs**

#### GUID#1 0xC46DD7920F1E4266A178D8AC78884365

EXT-SMART-33 -little endian (since this is a NVMe log)

First Byte: offset 496: 65 Last Byte: offset 511:C4

#### GUID#2 0xAAB005F5135E4815AB8905BA8BE2BF3C

HWREV-37 -little endian (since this is a NVMe log)

First Byte: offset 496: 3C Last Byte: offset 511:AA

#### **GUID#3 0xC035E2BC3B4A40E982E61BDEC28EFA72**

SMBus Byte 33:48 -big endian (since this is a SMBus ID)

First Byte: offset 33: C0 Last Byte: offset 48:72