ES200 2U Edge Server

Revision 0.2

Authors:
Daniel Huang, HW Engineer, Wiwynn Corporation
Robert Yang, ME Engineer, Wiwynn Corporation
Tommy Yeh, Thermal Engineer, Wiwynn Corporation
1 License (OCP CLA Option)

Contributions to this Specification are made under the terms and conditions set forth in Open Compute Project Contribution License Agreement ("OCP CLA") ("Contribution License") by: Wiwynn Corporation

You can review the signed copies of the applicable Contributor License(s) for this Specification on the OCP website at http://www.opencompute.org/products/specsanddesign

Usage of this Specification is governed by the terms and conditions set forth in Open Compute Project Hardware License – Permissive ("OCPHL Permissive"), ("Specification License").

You can review the applicable Specification License(s) executed by the above referenced contributors to this Specification on the OCP website at http://www.opencompute.org/participate/legal-documents/

NOTWITHSTANDING THE FOREGOING LICENSES, THIS SPECIFICATION IS PROVIDED BY OCP "AS IS" AND OCP EXPRESSLY DISCLAIMS ANY WARRANTIES (EXPRESS, IMPLIED, OR OTHERWISE), INCLUDING IMPLIED WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, OR TITLE, RELATED TO THE SPECIFICATION. NOTICE IS HEREBY GIVEN, THAT OTHER RIGHTS NOT GRANTED AS SET FORTH ABOVE, INCLUDING WITHOUT LIMITATION, RIGHTS OF THIRD PARTIES WHO DID NOT EXECUTE THE ABOVE LICENSES, MAY BE IMPLICATED BY THE IMPLEMENTATION OF OR COMPLIANCE WITH THIS SPECIFICATION. OCP IS NOT RESPONSIBLE FOR IDENTIFYING RIGHTS FOR WHICH A LICENSE MAY BE REQUIRED IN ORDER TO IMPLEMENT THIS SPECIFICATION. THE ENTIRE RISK AS TO IMPLEMENTING OR OTHERWISE USING THE SPECIFICATION IS ASSUMED BY YOU. IN NO EVENT WILL OCP

BE LIABLE TO YOU FOR ANY MONETARY DAMAGES WITH RESPECT TO ANY CLAIMS RELATED TO, OR ARISING OUT OF YOUR USE OF THIS SPECIFICATION, INCLUDING BUT NOT LIMITED TO ANY LIABILITY FOR LOST PROFITS OR ANY CONSEQUENTIAL, INCIDENTAL, INDIRECT, SPECIAL OR PUNITIVE DAMAGES OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS SPECIFICATION, WHETHER BASED ON BREACH OF CONTRACT, TORT (INCLUDING NEGLIGENCE), OR OTHERWISE, AND EVEN IF OCP HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
# Revision history

<table>
<thead>
<tr>
<th>Revision</th>
<th>Editor</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>V0.1 (July 31, 2020)</td>
<td>Daniel Huang</td>
<td>First draft release version</td>
</tr>
<tr>
<td>V0.2 (October 30, 2020)</td>
<td>Jackie Lee</td>
<td>Increase Appendix section</td>
</tr>
</tbody>
</table>
## Contents

1. License (OCP CLA Option) ................................................................. 2
2. Introduction .................................................................................. 5
3. Production Architecture Overview ............................................. 5
   3.1 Server Board Block Diagram .................................................. 7
   3.2 Server Board ......................................................................... 8
   3.2.1 Server Board Placement .................................................... 8
   3.2.2 Server Board Dimensions ............................................... 9
   3.2.3 Processor ......................................................................... 9
   3.2.4 PCH ............................................................................. 9
   3.2.5 Memory ........................................................................ 10
   3.2.6 PCIE Lanes .................................................................. 11
   3.2.7 SATA .......................................................................... 11
   3.2.8 USB ........................................................................... 11
   3.2.9 AST2500 ....................................................................... 12
   3.2.10 TPM ......................................................................... 12
   3.2.11 UART ......................................................................... 13
   3.2.12 Power connector for Accelerator Card ............................ 13
   3.2.13 Thermal Design ............................................................. 14
4. Chassis Spec .................................................................................. 17
   4.1 2U System Overview .............................................................. 17
   4.1.1 2U Chassis Dimensions .................................................. 18
5. Appendix ..................................................................................... 19
   5.1 User Guidance ...................................................................... 19
   5.2 Wiwynn actions to Aspeed QuickRef ...................................... 19
2 Introduction

ES200 is an Edge server with 2U short-depth (450mm) chassis design, compatible in EIA-19" rack mount, for CSP/Telco to deploy their Edge applications. The Wiwynn ES200 targets to build a common design for the 2U family which brings storage and I/O bays flexibility to switch by configurations.

3 Production Architecture Overview

ES200 Edge Server main characteristics and features are listed below:

<table>
<thead>
<tr>
<th>Table 1: Server Feature List</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Board Name</th>
<th>Edge Server Mother Board</th>
</tr>
</thead>
<tbody>
<tr>
<td>Form Factor</td>
<td>Width: 438mm (17.2&quot;) x Depth: 450mm (17.7&quot;), Height: 2U tall</td>
</tr>
<tr>
<td>Mother Board dimension</td>
<td>W 309.8mm x D 363.6mm, 12 layers, 2.36mm, 16 DIMMs</td>
</tr>
<tr>
<td>CPU</td>
<td>2S 3rd Gen Intel Xeon scalable processor</td>
</tr>
<tr>
<td>Chipset</td>
<td>Intel PCH C621A</td>
</tr>
<tr>
<td>Memory</td>
<td><strong>DIMM Sockets</strong>: total 16 sockets, CH A/B/C/D/E/F/G/H 1DPC; (CH B; J2/J10 Support Intel DCPMM)</td>
</tr>
<tr>
<td></td>
<td><strong>DIMM Types</strong>: DDR4 RDIMM, 1.2V</td>
</tr>
<tr>
<td></td>
<td><strong>DIMM Capacities</strong>: 16GB, 32GB</td>
</tr>
<tr>
<td>PCIe Expansion Slot</td>
<td><strong>Type</strong>: CPU1 native PCIe Gen4</td>
</tr>
<tr>
<td></td>
<td><strong>Port PE0 ABCD</strong>: x16 PCIe link to sliver riser connector</td>
</tr>
<tr>
<td></td>
<td><strong>Port PE1 AB</strong>: x8 PCIe link to sliver riser connector</td>
</tr>
<tr>
<td></td>
<td><strong>Port PE2 ABCD</strong>: x16 PCIe link to OCP 3.0 connector</td>
</tr>
<tr>
<td></td>
<td><strong>Port PE3 AB</strong>: x8 PCIe link to sliver riser connector</td>
</tr>
<tr>
<td></td>
<td><strong>DMI</strong>: PCIe link x4 to PCH</td>
</tr>
<tr>
<td></td>
<td><strong>Type</strong>: CPU2 native PCIe Gen4</td>
</tr>
<tr>
<td></td>
<td><strong>Port PE0 ABCD</strong>: x16 PCIe link to OCP 3.0 connector</td>
</tr>
<tr>
<td></td>
<td><strong>Port PE1 CD</strong>: x8 PCIe link to sliver connector</td>
</tr>
<tr>
<td></td>
<td><strong>Port PE2 AB</strong>: x8 PCIe link to sliver connector</td>
</tr>
<tr>
<td></td>
<td><strong>Port PE2 CD</strong>: x8 PCIe link to sliver connector</td>
</tr>
<tr>
<td></td>
<td><strong>Port PE3 AB</strong>: x8 PCIe link to sliver riser connector</td>
</tr>
<tr>
<td></td>
<td><strong>Type</strong>: PCH</td>
</tr>
<tr>
<td></td>
<td>PCIe link x1 to BMC</td>
</tr>
<tr>
<td></td>
<td>PCIe link x4 to M.2 connector</td>
</tr>
</tbody>
</table>

10/30/2020
<table>
<thead>
<tr>
<th>Front Side IO</th>
<th>One USB 3.0 port</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>One USB 2.0 port on front IO board</td>
</tr>
<tr>
<td></td>
<td>One VGA port (D-sub)</td>
</tr>
<tr>
<td></td>
<td>One RJ45</td>
</tr>
<tr>
<td></td>
<td>Power button with LED include identification function</td>
</tr>
<tr>
<td></td>
<td>Reset button</td>
</tr>
<tr>
<td></td>
<td>UID button with LED</td>
</tr>
<tr>
<td>Network</td>
<td>LOM: No</td>
</tr>
<tr>
<td>Video</td>
<td>ASPEED AST2500 16MB DDR4 video memory</td>
</tr>
<tr>
<td>Fan</td>
<td>2U Fans: Four pluggable 8038 fans</td>
</tr>
<tr>
<td>ACPI</td>
<td>ACPI compliance, S0, S5 support. (^ No S1 and S3 supports)</td>
</tr>
<tr>
<td>Power-Supply</td>
<td>1600 Watts AC to DC power supply</td>
</tr>
<tr>
<td>TPM</td>
<td>TPM 2.0</td>
</tr>
<tr>
<td><strong>2U PCIe Expansion</strong></td>
<td><strong>Option#1</strong></td>
</tr>
<tr>
<td></td>
<td>(1) Two OCP 3.0 slots PCIe x16</td>
</tr>
<tr>
<td></td>
<td>(2) Two Riser card connectivity</td>
</tr>
<tr>
<td></td>
<td>(1) Two PCIe x16 normal card-edge connectors for two x16 electrical</td>
</tr>
<tr>
<td></td>
<td>(2) One PCIe x8 normal card-edge connectors</td>
</tr>
<tr>
<td></td>
<td>(3) Six U.2/PCIe connectors</td>
</tr>
<tr>
<td></td>
<td>(4) One M.2 connector</td>
</tr>
<tr>
<td></td>
<td><strong>Option#2</strong></td>
</tr>
<tr>
<td></td>
<td>(1) Two OCP 3.0 slots PCIe x16</td>
</tr>
<tr>
<td></td>
<td>(2) Two Riser card connectivity</td>
</tr>
<tr>
<td></td>
<td>(1) Two PCIe x16 normal card-edge connectors for one x16, one x8 electrical</td>
</tr>
<tr>
<td></td>
<td>(2) One PCIe x8 normal card-edge connectors</td>
</tr>
<tr>
<td></td>
<td>(3) Eight EDSFF E1.S connectors</td>
</tr>
<tr>
<td></td>
<td>(4) One M.2 connector</td>
</tr>
<tr>
<td>Environmental</td>
<td>Operating temperature: -5°C to 55°C</td>
</tr>
<tr>
<td></td>
<td>Non-operating temperature -40°C to 70°C</td>
</tr>
<tr>
<td></td>
<td>Operating relative humidity 10% to 90% RH</td>
</tr>
<tr>
<td></td>
<td>Non-operating relative humidity 5% to 95%RH</td>
</tr>
</tbody>
</table>
3.1 Server Board Block Diagram

Figure 1: Server Board Block Diagram
3.2 Server Board

3.2.1 Server Board Placement

Figure 2: Server Board Placement
3.2.2 Server Board Dimensions

Server Board dimensions are 309.8mm (W) x 363.6mm (L).

![Server Board Dimensions Diagram]

3.2.3 Processor

ES200 leverage 3rd Gen Intel Xeon scalable processor which is the next generation of 64-bit, multi-core server processor.

3.2.4 PCH

ES200 leverage the PCH which is the same one used in the Intel Skylake or Cascade Lake processors with a refresh version.
### 3.2.5 Memory

ES200 server board design supports eight DIMM slots per processor. Part of the DIMM slots also supports Intel DCPMM. Here is the population table for a processor.

<table>
<thead>
<tr>
<th>Config</th>
<th>Slot 0</th>
<th>Slot 1</th>
<th>Slot 2</th>
<th>Slot 3</th>
<th>Slot 4</th>
<th>Slot 5</th>
<th>Slot 6</th>
<th>Slot 7</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>DRAM</td>
<td>DRAM/DCPMM</td>
<td>DRAM</td>
<td>DRAM</td>
<td>DRAM</td>
<td>DRAM</td>
<td>DRAM</td>
<td>DRAM</td>
</tr>
</tbody>
</table>

The DIMM identifiers on the silkscreen is indexed from J1 to J16 in ES200 server board DCPMM can only be populated on J2 and J10 locations (please refer to the following picture). J6 and J14, must be depopulated with any DIMM, when J2 and J10 are populated with DCPMM.

![Figure 4: Server Board DDR Physical Slots](image)
3.2.6 PCIE Lanes

CPU1 PCIE Port0
CPU1 PCIE P0 ABCD PCIE x 16 lanes are connecting to 140-pin riser slot

CPU1 PCIE Port1
CPU1 PCIE P1 AB PCIE x 8 lanes are connecting to 84-pin riser slot.

CPU1 PCIE Port2
CPU1 PCIE P2 ABCD PCIE x 16 lanes are connecting to OCP 3.0 connector.

CPU1 PCIE Port3
CPU1 PCIE P3 AB PCIE x 8 lanes are connecting to 84-pin sliver connector.

CPU2 PCIE Port0
CPU2 PCIE P0 ABCD PCIE x 16 lanes are connecting to OCP 3.0 connector.

CPU2 PCIE Port1
CPU2 PCIE P1 CD PCIE x 8 lanes are connecting to 84-pin sliver connector.

CPU2 PCIE Port2
CPU2 PCIE P2 AB PCIE x 8 lanes are connecting to 84-pin sliver connector.

CPU2 PCIE Port2
CPU2 PCIE P2 CD PCIE x 8 lanes are connecting to 84-pin sliver connector.

CPU2 PCIE Port3
CPU1 PCIE P3 AB PCIE x 8 lanes are connecting to 84-pin sliver connector.

3.2.7 SATA

There is no SATA port support in ES200 edge server.

3.2.8 USB

The ES200 Edge Server USB port distribution is as follows:

- ASPEED BMC AST2500 consumes two USB 2.0 ports (one 1.1 and one 2.0)
- Two USB3.0 ports in front side
- One USB 2.0 port in the front IO board

The USB ports on the products are not required to be powered from STBY.
3.2.9  AST2500

The Server’s Board Management Controller (AST2500) is a highly integrated single-chip solution, integrating several devices typically found on servers.

VGA Display Controller

- Fully IBM VGA compliant
- Maximum Display resolution: 1920x1200 32bpp@60Hz (reduced blanking)
- Support widescreen resolutions:
  - WXGA: 1280x800 32/16bpp @60Hz
  - WXGA+: 1440x900 32/16bpp @60Hz
  - WSXGA+: 1680x1050 32/16bpp @60Hz
  - FullHD+: 1920x1080 32/16bpp @60Hz

DDR3L/DDR4 SDRAM Controller

- Support external 16-bit DDR3L/DDR4 SDRAM data bus width
- Maximum memory clock frequency
  - DDR3L: 800MHz (DDR3-1600)
  - DDR4: 800MHz (DDR4-1600)

GPIO Controller

- Directly connected to APB bus
- Support up to 228 GPIO pins, which are 29 sets
- Each GPIO set can be programmed to accept command from ARM, LPC(SIO), or Coprocessor.
- Programmable output mode: Push-Pull or Open-Drain
- Some GPIOs support Schmitt type input buffer for noise immunity
- 4 out of the 228 GPIO pins are with 16mA driving strength, others are 8mA driving strength
- 16 out of the 228 GPIO pins can support 1.8V mode.
- Support 8 sets of GPIO pass through (1 GPIO IN -- > 1 GPIO OUT) pin with internal switch control that is useful for some button function control.

3.2.10  TPM

In ES200 Edge Server the PCH supports TPM specification 2.0 implemented with a TPM header on the server board. It supports SPI interface TPM 2.0 module.
3.2.11 UART

ES200 Edge Server provides Host and BMC UART interfaces for development purpose.

3.2.12 Power connector for Accelerator Card

ES200 Edge Server can support two FHFL DW accelerator cards. The accelerator card needs external 12V power feed via cable. There is an 8-pin power connector on the PDB (power distribution board) that offers 12V power feed for the accelerator. The power feed capacity of the power connector is 336W (max. current is 28A).
3.2.13 Thermal Design

3.2.13.1 Thermal Solution for 2U System

CPU Heat Sink

- Dimension=113*78*24.7mm$^3$ (1U) for Full-Length PCIe AIC application, 113*78*64mm$^3$ (2U) or Half-Length PCIe AIC application
- Material=Al base + Cu block + Al Fin+ Heat pipe

Figure 5: CPU Heat Sink Solution 1
Figure 6: CPU Heat Sink Solution 2
Fan x4

- Dimensions=8038 (single rotor)
- Voltage=12 V
- PWM Frequency= 25 KHz
4 Chassis Spec

4.1 2U System Overview

2U chassis can support the following configurations:

**PSU**

- 1+1 redundant PSU
- AC/DC PSU.

![Figure 8: 2U System Overview](image1)

![Figure 9: System Front View](image2)
4.1.1 2U Chassis Dimensions

2U chassis dimensions are 438mm (W) x 451.1mm (D) x 87 mm (H).

Figure 10: 2U Chassis Dimensions
5 Appendix

5.1 User Guidance

In the industry, there is a known vulnerability, CVE-2019-6260, when using ASPEED AST2500. There are some approaches to mitigate:

a. Designers can refer to AST_usrGuide_QuickRef for CVE-2019-6260 to fine tune the firmware.

b. Designers can use another BMC chip to replace ASPEED AST2500 in the derivative designs.

5.2 Wiwyynn actions to Aspeed QuickRef

According to CVE-2019-6260, ASPEED AST2400 and AST2500 Baseband Management Controller (BMC) hardware and firmware implement Advanced High-performance Bus (AHB) bridges, which allow arbitrary read and write access to the BMC’s physical address space from the host. The LPC, PCIe and UART AHB bridges are all explicitly features of ASPEED’s designs for recovering BMC FW during firmware development or to allow the host to drive the BMC hardware even without any firmware on BMC.

The CVE applies to the Eight (8) specific cases of iLPC2AHB bridge Pt I, iLPC2AHB bridge Pt II, PCIe VGA P2A bridge, DMA from/to arbitrary BMC memory via X-DMA, UART-based SoC Debug interface, LPC2AHB bridge, PCIe BMC P2A bridge, and Watchdog setup.

⚫ iLPC2AHB bridge Pt I
[Suggested Mitigation of CVE] Can be disabled by configuring a bit in the BMC’s LPC controller.
Wiwynn would disable the AST2500 L2A bridge in the firmware.

⚫ iLPC2AHB bridge Pt II
[Suggested Mitigation of CVE] Disable Super I/O decoding on the LPC bus (0x2E/0x4E decode).
Decoding is controlled via hardware strapping and can be turned off at runtime, however disabling Super I/O decoding also removes the host’s ability to configure SUARTs, System wakeups, GPIOs and the BMC/Host mailbox

After disabling Super I/O function, it would impact POSTCode, COM1/2 and SOL functions.
Wiwynn would disable L2A bridge and Super I/O function as the default setting, yet it will be configurable when needed.

⚫ PCIe VGA P2A bridge
[Suggested Mitigation of CVE] Can be disabled or filter writes to coarse-grained regions of the AHB by configuring bits in the System Control Unit
Wiwynn would disable the AST2500 PCI2AHB bridge in the firmware.

⚫ DMA from/to arbitrary BMC memory via X-DMA
[Suggested Mitigation of CVE] X-DMA accesses are configured to remap into VGA reserved memory in u-boot
Wiwynn would block the AST2500 X-DMA access in the firmware.

⚫ UART-based SoC Debug interface
[Suggested Mitigation of CVE] Can be disabled by configuring a bit in the System Control Unit.
Wiwynn would disable the AST2500 U2A function in the firmware.
- LPC2AHB bridge  
  [Suggested Mitigation of CVE] Don't enable the feature.  
  Wiwynn would disable the AST2500 LPC_2_SPI function in the firmware.

- PCIe BMC P2A bridge  
  [Suggested Mitigation of CVE] Don't enable the feature.  
  Wiwynn would disable the AST2500 PCI BMC device in the firmware

- Watchdog setup  
  [Suggested Mitigation of CVE] State: Required system function, always available  
  Wiwynn would only trigger Watchdog Timer in the "SOC Reset" mode