Caliptra: A Datacenter System on a Chip (SOC) Root of Trust (RoT)

Revision 1.0

Version 0.5

July 2022
CONTRIBUTORS:

Bryan Kelly (Microsoft)
Andrés Lagar-Cavilla (Google)
Jeff Andersen (Google)
Prabhu Jayana (AMD)
Piotr Kwidzinski (AMD)
Rob Strong (AMD)
John Traver (AMD)
Louis Ferraro (AMD)
Ishwar Agarwal (Microsoft)
Anjana Parthasarathy (Microsoft)
Bharat Pillilli (Microsoft)
Vishal Soni (Microsoft)
Marius Schilder (Google)
Sudhir Mathane (AMD)
Nathan Nadarajah (AMD)
Kor Nielsen (Google)
## Revision Table

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision #</th>
<th>Author</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>February 2022</td>
<td>0.2</td>
<td>Prabhu Jayana (AMD)</td>
<td>Initial proposal draft</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bryan Kelly (Microsoft)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Piotr Kwidzinski (AMD)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Andrés Lagar-Cavilla (Google)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Jeff Andersen (Google)</td>
<td></td>
</tr>
<tr>
<td>March 2022</td>
<td>0.4</td>
<td>Rob Strong (AMD)</td>
<td>- Migrated to OCP template</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Piotr Kwidzinski (AMD)</td>
<td>- edits to clarify language use and added sections related LifeCycle</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Prabhu Jayana (AMD)</td>
<td>support, fuse, crypto requirements, Kat support, etc.</td>
</tr>
<tr>
<td>April 12, 2022</td>
<td>0.5</td>
<td>Rob Strong (AMD)</td>
<td>Various edits and formatting modifications to get to v.5</td>
</tr>
<tr>
<td>June 2022</td>
<td>0.51</td>
<td>Rob Strong (AMD)</td>
<td>Updated the FW Signing/Verification Algorithms section - added references to</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>OCP Secure Boot specification.</td>
</tr>
</tbody>
</table>

July 2022
<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Authors</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>June 2022</td>
<td>0.52</td>
<td>Nathan Nadarajah (AMD)</td>
<td>Added Threat Model section and initial content (work-in-progress)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Sudhir Mathane (AMD)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>July 2022</td>
<td>0.53</td>
<td>Louis Ferraro (AMD)</td>
<td>Added Device Resilience chapter and updated related text.</td>
</tr>
<tr>
<td>August 2022</td>
<td>0.54</td>
<td>Piotr Kwidzinski (AMD)</td>
<td>Updated with OCP template and feedback. Added License and Appendix sections.</td>
</tr>
</tbody>
</table>

Updated Physical Attack Countermeasures - updated the section to reference NiST paper ([14]) that discusses SCA as well as their countermeasures.
# Table of Contents

**License**
- Open Web Foundation (OWF) CLA
  - 1.2 Acknowledgements

**Scope**

**Overview**

**Acronyms and Abbreviations**

**Requirements Terminology**

**References**

**Theory of Operation**
- Silicon RoT Goals

**Use Cases**
- Supply Chain Security
- DICE-as-a-Service

**Industry Standards and Association / Consortium Specifications**
- NIST SP800-193 Platform Firmware Resiliency
- Trusted Computing Group (TCG) DICE Attestation

**Threat Model**
- Attacker Profiles
- Types of Attacks
  - Physical Attacks
  - Logical Attacks
- Trust Boundaries
- Caliptra Assets & Threats

**High Level Architecture**
- Caliptra Profiles
  - Active Profile
  - Passive Profile
- Identity
- UDS
- IDevID key
- LDevID key
- FMC alias key
- Security state
- Owner endorsement
- Provisioning IDevID during manufacturing

July 2022
Certificate Format
Caliptra Security States
Service Surface
Device Resilience
Secure Boot Flow
  Caliptra RTM hitless update
Anti-rollback Support
  Informative comment: Example
Physical Attack Countermeasures
Compliance and Certification Requirements
  Known Answer Test (KAT) Support
FW Signing/Verification Algorithms [updated]
  Post-Quantum Cryptography (PQC) Requirements
Key Rotation

HW Section
HW Block Diagram
Caliptra IP HW Boot Flow
Caliptra FW Push Flow (Passive mode)
Caliptra IP FW Load Flow (Active Mode)
CPU Warm Reset or PCIe Hot Reset Flow → Caliptra IP reset
Mailbox
  Sender Protocol
  Receiver Protocol
User Attributes
Architectural Registers
Fuse Requirements
  Fuse Programming
  Fuse Zeroing

Error Reporting and Handling [0.8 release]

Appendix A - Checklist for IC approval of this Specification (to be completed by contributor(s) of this Spec)

Appendix B - <supplier name> - OCP Supplier Information and Hardware Product Recognition Checklist

Appendix C - Contribution Process FAQs

July 2022
License

Open Web Foundation (OWF) CLA

Contributions to this Specification are made under the terms and conditions set forth in Open Web Foundation Modified Contributor License Agreement (“OWF CLA 1.0”) (“Contribution License”) by:

AMD
Google
Microsoft

Usage of this Specification is governed by the terms and conditions set forth in Open Web Foundation Modified Final Specification Agreement (“OWFa 1.0”) (“Specification License”).

You can review the applicable OWFa1.0 Specification License(s) referenced above by the contributors to this Specification on the OCP website at http://www.opencompute.org/participate/legal-documents/. For actual executed copies of either agreement, please contact OCP directly.

Notes:

1) The above license does not apply to the Appendix or Appendices. The information in the Appendix or Appendices is for reference only and non-normative in nature.

NOTWITHSTANDING THE FOREGOING LICENSES, THIS SPECIFICATION IS PROVIDED BY OCP "AS IS" AND OCP EXPRESSLY DISCLAIMS ANY WARRANTIES (EXPRESS, IMPLIED, OR OTHERWISE), INCLUDING IMPLIED WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, OR TITLE, RELATED TO THE SPECIFICATION. NOTICE IS HEREBY GIVEN, THAT OTHER RIGHTS NOT GRANTED AS SET FORTH ABOVE, INCLUDING WITHOUT LIMITATION, RIGHTS OF THIRD PARTIES WHO DID NOT EXECUTE THE ABOVE LICENSES, MAY BE IMPLICATED BY THE IMPLEMENTATION OF OR COMPLIANCE WITH THIS SPECIFICATION. OCP IS NOT RESPONSIBLE FOR IDENTIFYING RIGHTS FOR WHICH A LICENSE MAY BE REQUIRED IN ORDER TO IMPLEMENT THIS SPECIFICATION. THE ENTIRE RISK AS TO IMPLEMENTING OR OTHERWISE USING THE SPECIFICATION IS ASSUMED BY YOU. IN NO EVENT WILL OCP BE LIABLE TO YOU FOR ANY MONETARY DAMAGES WITH RESPECT TO ANY CLAIMS RELATED TO, OR ARISING OUT OF YOUR USE OF THIS SPECIFICATION, INCLUDING BUT NOT LIMITED TO ANY LIABILITY FOR LOST PROFITS OR ANY CONSEQUENTIAL, INCIDENTAL, INDIRECT, SPECIAL OR PUNITIVE DAMAGES OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS SPECIFICATION, WHETHER BASED ON BREACH OF CONTRACT, TORT (INCLUDING

July 2022
NEGLIGENCE), OR OTHERWISE, AND EVEN IF OCP HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Acknowledgements

The Contributors of this Specification would like to acknowledge the following companies for their feedback:
Compliance with OCP Tenets

Please describe how this Specification complies to the following OCP tenets. Compliance is required for at least three of the four tenets. The ideals behind open sourcing stipulate that everyone benefits when we share and work together. Any open source project is designed to promote sharing of design elements with peers and to help them understand and adopt those contributions. There is no purpose in sharing if all parties aren't aligned with that philosophy. The IC will look beyond the contribution for evidence that the contributor is aligned with this philosophy. The contributor actions, past and present, are evidence of alignment and conviction to all the tenets.

Openness

The Caliptra source for RTL and firmware will be licensed using the Apache 2.0 license. The specific mechanics and hosting of the code are work in progress due to CHIPS alliance timelines. Future versions of this spec will point to the relevant resources.

Efficiency

Caliptra is used during the boot sequence and upgrade cycles, so it cannot yield a measurable impact on system efficiency.

Impact

Caliptra brings consistency and transparency to a foundational area of security and confidential compute. Open source in-package RoTs have not been attempted before in the industry. It is challenging to align partners, and it is challenging to align a common core of functionality everyone agrees upon in this space. Caliptra breaches multiple traditional blockers and creates new ground for the industry and for open ecosystems.

Scale

Caliptra is a committed intercept for Google and Microsoft first party Cloud silicon. It is also a committed intercept for AMD server silicon products. This scale covers both a significant portion of the Cloud market as well as one of the two key CPU vendors in hyperscale and enterprise.
Scope

This document defines technical specifications for a Caliptra RTM\(^1\) used in Open Compute Project. This document, along with the [baseline specification] shall comprise product’s technical specification.

Overview

This document provides definitions and requirements for a Caliptra RTM. The document then relates these definitions to existing technologies, enabling third device and platform vendors to better understand those technologies in trusted computing terms.

Acronyms and Abbreviations

For the purposes of this document, the following abbreviations apply:

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Caliptra</td>
<td>Spanish for “root cap” and describes the deepest part of the root</td>
</tr>
</tbody>
</table>

\(^{1}\) Caliptra. Spanish for “root cap” and describes the deepest part of the root

July 2022
<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Full Form</th>
</tr>
</thead>
<tbody>
<tr>
<td>BMC</td>
<td>Baseboard Management Controller</td>
</tr>
<tr>
<td>CA</td>
<td>Certificate Authority</td>
</tr>
<tr>
<td>CDI</td>
<td>Composite Device Identifier</td>
</tr>
<tr>
<td>CPU</td>
<td>Central Processing Unit</td>
</tr>
<tr>
<td>CRL</td>
<td>Certificate Revocation List</td>
</tr>
<tr>
<td>CSR</td>
<td>Certificate Signing Request</td>
</tr>
<tr>
<td>CSP</td>
<td>Critical Security Parameter</td>
</tr>
<tr>
<td>DICE</td>
<td>Device Identifier Composition Engine</td>
</tr>
<tr>
<td>DME</td>
<td>Device Manufacturer Endorsement</td>
</tr>
<tr>
<td>DRBG</td>
<td>Deterministic Random Bit Generator</td>
</tr>
<tr>
<td>ECDSA</td>
<td>Elliptic Curve Digital Signature Algorithm</td>
</tr>
<tr>
<td>FMC</td>
<td>FW First Mutable Code</td>
</tr>
<tr>
<td>GPU</td>
<td>Graphics Processing Unit</td>
</tr>
<tr>
<td>IDevId</td>
<td>Initial Device Identifier</td>
</tr>
<tr>
<td>iRoT</td>
<td>Internal RoT</td>
</tr>
<tr>
<td>KAT</td>
<td>Known Answer Test</td>
</tr>
<tr>
<td>LDevId</td>
<td>Locally Significant Device Identifier</td>
</tr>
<tr>
<td>MCTP</td>
<td>Management Component Transport Protocol</td>
</tr>
<tr>
<td>NIC</td>
<td>Network Interface Card</td>
</tr>
<tr>
<td>NIST</td>
<td>National Institute of Standards and technology</td>
</tr>
<tr>
<td>OCP</td>
<td>Open Compute Project</td>
</tr>
<tr>
<td>OTP</td>
<td>One-time programmable</td>
</tr>
<tr>
<td>PKI</td>
<td>Public Key infrastructure</td>
</tr>
<tr>
<td>PUF</td>
<td>Physically unclonable function</td>
</tr>
</tbody>
</table>
RoT  Root of Trust
RTI  RoT for Identity
RTM  RoT for Measurement
RTR  RoT for Reporting
SoC  System on Chip
SPDM  Security Protocol and Data Model
SSD  Solid State Drive
TCB  Trusted Computing Base
TCI  TCB Component Identifier
TCG  Trusted Computing Group
TEE  Trusted Execution Environment
TRNG  True Random Number Generator
UECC  Uncorrectable Error Correction Code

Requirements Terminology

The key words "MUST", "MUST NOT", "REQUIRED", "SHALL", "SHALL NOT", "SHOULD", "SHOULD NOT", "RECOMMENDED", "NOT RECOMMENDED", "MAY", and "OPTIONAL" in this document are to be interpreted as described in [BCP 14] [RFC2119] [RFC8174] when, and only when, they appear in all capitals, as shown here.

July 2022
References


[6] TCG DICE Layering Architecture Version 1.0 Revision 0.19 July 23, 2020


[8] NIST Special Publication 800-108 Recommendation for Key Derivation Using Pseudorandom Functions

[9] NIST Special Publication 800-208 Recommendation for Stateful Hash-Based Signature Schemes

[10] Ownership and Control of Firmware in Open Compute Project Devices (Open Compute Project, Security WG)


[12] TCG DICE Attestation Architecture Version 1.00 Revision 0.23 March 1, 2021

[13] TCG Hardware Requirements for a Device Identifier Composition Engine Family “2.0” Level 00 Revision 78 March 22, 2018


July 2022
Theory of Operation

Establishing a core root of trust along with a chain of trust that attests to the integrity of configuration and mutable code is fundamental to the overall security posture of silicon devices.

Traditional RoT architectures have offered a multitude of intrinsic security services and hosted security applications on a trusted execution environment (TEE) that consist of (but not limited to) hardware capabilities (cryptographic and microprocessor), ROM, Firmware & API infrastructure. These solutions have been instantiated in discrete or integrated forms in various platform & component architectures.

Some of these solutions are either proprietary or aligned to specific parts of an industry standards/consortium/association specifications (e.g., National Institutes of Standards and technology (NIST), Open Compute Project (OCP), Trusted Computing Group (TCG), Distributed Management Task Force (DMTF), Institute of Electrical and Electronics Engineers (IEEE), etc.) and may be certified to various conformance standards (e.g., NIST cryptographic algorithm Validation program (CAVP), etc.).

Establishing a consistent root of trust on very different hardware configurations while maintaining configuration and deployment flexibility is challenging. There is no uniform configuration across Cloud Service Providers. Example: A system with host processors, has very different firmware security measures when compared to systems without head-nodes or host processors.

The OCP Security WG specifications are making progress towards establishing the platform and peripheral security architecture recommendations necessary to attain the desired consistency in platform security orchestration.

The objective of this specification is to define core RoT capabilities that must be implemented in the SoC or ASIC of any device in a cloud platform. The collection of these RoT capabilities is referred to as the **Silicon RoT Services (Silicon RoT)**.
Silicon RoT Goals

The scope of a Caliptra Silicon RoT is deliberately minimalistic in nature to drive agility of specification definition, to maximize applicability, and to drive industry alignment, consistency and faster adoption of foundational device security primitives. A well and narrowly defined specification maximizes architectural compositability, reusability across CSPs, products and vendors, and feasibility of open sourcing.

Enhancements, advanced use cases & applications are outside the scope of this specification and may be developed in the form of a roadmap for the Silicon RoT and community engagement.

Caliptra defines a design standard for a Silicon internal RoT baseline. The standard satisfies a Root of Trust for Measurement (RTM) role. The open-source implementation of Caliptra drives transparency into the RTM and measurement mechanism that anchors hardware attestation. The Caliptra Silicon RoT must boot the SoC, measure the mutable code it loads, and measure and control mutation of non-volatile configuration bits in the SoC. The Caliptra Silicon RoT reports these measurements with signed attestations rooted in unique per-asset cryptographic entropy. As such, the Caliptra Silicon RoT serves as a Root of Trust for Identity for the SoC.

No other capabilities are part of this specification, to satisfy the criteria for success outlined above, and to decouple platform integrity capabilities that can be enforced and evolve independently via other platform devices or services – such as Update, Protection and Recovery.

Within this scope, the goals for a Caliptra 1.0 specification include:

- Definition and design of the standard silicon internal RoT baseline:
  - Reference functional specification:
    - Scope including RTM and RTI capabilities
    - Control over SoC non-volatile state, including per asset entropy
  - Reference APIs:
    - Attestation APIs
    - Internal SoC services
  - Reference implementation
  - Open Source Reference (including RTL and firmware reference code):
    - For implementation consistency, leverage open source dynamics to avoid pitfalls and common mistakes
    - For accelerated adoption (e.g., so that future products can leverage existing designs and avoid having to start the design process from scratch)
    - For greater transparency, to avoid fragmentation in the implementation space
  - Firmware and RTL logical design are open, managed by consortium.
- Consistency - across the industry in the internal RoT (iRoT) architecture and
implementation
  ○ DICE Identity, Measurement & Recovery
  - The silicon iRoT scope includes all datacenter-focused server class SoC / ASIC (datacenter focused) devices (SSD - DC, NIC, CPU, GPU - DC):
    ○ Critical priority are devices with the ability to handle user plain text data
      ■ Top priority are CPU SoCs
      ■ Other examples include SmartNIC and accelerators
    ○ Over time scope includes further data center devices
      ■ SSD, HDD, BMC, DIMM

Explicitly out of scope is how silicon integration into backend work is performed such as:
  - Foundry IP integration
  - Physical design countermeasures
  - Analog IPs
  - Post manufacture test and initialization (OSAT)
  - Certification
Use Cases

The Silicon RoT use cases can be supported through the adoption of specific industry standards and association/consortium specifications. Refer to *Industry Standards and Association Consortium Specifications*.

In this version, Caliptra Silicon RoT desired capabilities address the basics of supply chain security use cases.

Supply Chain Security

- **Mutable Code Integrity**: The objective here is to prove the device is running genuine firmware that the device manufacturer can vouch for its authenticity & integrity, and the device owner can ensure only authorized updates are applied to the device. This flow is aligned with [Reference 4] and can be achieved with dual signature verification of equal imposition.
- **Configuration & Lifecycle Management**: allow the platform owner to securely configure the RoT capabilities, and enable/authorize lifecycle state transitions of the SoC.

DICE-as-a-Service

A Caliptra RTM exposes a "DICE-as-a-Service" API, allowing Caliptra to derive and wield a DICE identity on behalf of other elements within the SoC. Use-cases for this API includes serving as a signing oracle for an SPDM responder executing in the SoC Application Processor.

Industry Standards and Association / Consortium Specifications

This specification follows the industry standards and specifications listed in References.

NIST SP800-193 Platform Firmware Resiliency

Per [Reference 1], RoT subsystems are required to fulfill three principles: *Protection, Detection* and *Recovery*. The associated RoT services are referred to as:

- **The Root of Trust for Update (RTU)** is responsible for authenticating firmware updates and critical data changes to support platform protection capabilities.
- **The Root of Trust for Detection (RTD)** is responsible for firmware and critical data corruption detection capabilities.
- **The Root of Trust for Recovery (RTRec)** is responsible for recovery of firmware and critical data when corruption is detected, or when instructed by an administrator.

These RoT services can be hosted by a complex RoT as a whole or it can be spread across one or more components within a platform. This determination has a basis in physical risk.

July 2022
Physical adversaries with reasonable skill can bypass a discrete RoT’s detection capabilities, for example, with SPI interposers.

However, an RoT embedded within an SoC or ASIC represents a much higher detection bar for a physical adversary to defeat. For this reason, a Caliptra Silicon RoT shall deliver the Detection (or Measurement) capability.

With the objectives of minimalistic scope for Silicon RoT and maximizing applicability and adoption of this specification, Update and Recovery are decoupled from Caliptra and are expected to be provided by an external RoT subsystem such as a discrete RoT board element on a datacenter platform. Because a physical adversary can trivially nullify any Recovery or Update capabilities, no matter where implemented, decoupling represents no regression in a security posture, while enabling simplicity and applicability for the internal SoC silicon RoT.

Detection of corrupted critical code & data (configuration) requires strong end to end cryptographic integrity verification. To meet the RTD requirements, Silicon RoT shall:

- Cryptographically measure its code & configuration
- Sign these measurements with a unique attestation key
- Report measurements to a host and/or external entity, which can further verify the authenticity & integrity of the device (a.k.a Attestation)

Measurements include Code and Configuration. Configuration includes invasive capabilities that impact the user SLA on Confidentiality -- for example, the enablement of debug capabilities that grant an operator access to raw, unencrypted registers for any tenant context. In order to measure and attest Configuration, the Silicon RoT must be in control of the Configuration.

As an extension to controlling Configuration, the Silicon RoT must control the security states (refer to Caliptra Security States). Certain security states by design grant full invasive capabilities to an external operator, for debug or field analysis.

Measurements must be uniquely bound to the device & its manufacturer to a minimum. This establishes the need for Identity services in the Silicon RoT, that serves as the basis for key derivation and attestation authenticity.

For further details about how Caliptra addresses NIST SP800-193, refer to Device Resilience.

Trusted Computing Group (TCG) DICE Attestation

In accordance with OCP Attestation specification, devices must have a Cryptographic Identity for the endorsement of attestation quotes. The RTM implementation follows TCG DICE (refer to [Reference 6], [Reference 12] and [Reference 13]). One of the benefits of TCG DICE device identities is having renewable security. This renewability complements ownership transfer and circular economy. The new owner is not burdened with the identity of the previous owner, nor is the new owner burdened with trusting an irrevocable hardware identity certificate. This benefits the transferee, as their identities can be revoked through standard PKI mechanisms. DICE
based certificates are fully compatible with Public Key Infrastructure (PKI), including full life cycle management and PKI Certificate Revocation List (CRL).

Operational security during the manufacture process is critical, to ensure the DICE entropy is securely initialized, certified, and registered, avoiding any pilfering of this asset by eavesdroppers. Operational security is outside the scope of this specification.
Threat Model

This section describes the Caliptra RoT threat model in terms of profile of the attacks and of the attackers that the Caliptra RoT is expected to defend against.

Threat model as described here takes into account attacker profile, assets and attack surfaces or paths to these assets based on attacker profiles. Following sections delve into each of these topics.

Threat scenarios as comprehended by assets & possible attack paths are as complete as possible but focus on the worst case scenarios. Thus not every attack path to asset is captured in this threat model.

Attacker Profiles

Attacker profile is the outcome of following factors like tools accessible to the attacker, level of access to the target of evaluation & expertise of the attacker to use these methods. Next level of details of these capabilities scoped for this discussion are as follows.

<table>
<thead>
<tr>
<th>Attack Tools</th>
<th>Type of Attack</th>
<th>Purpose/Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>● Debuggers</td>
<td>Logical Fault Injection</td>
<td>● Find logical and functional vulnerabilities &amp; exploit those to achieve unauthorized operations</td>
</tr>
<tr>
<td>● Fuzzing devices</td>
<td></td>
<td></td>
</tr>
<tr>
<td>● Image reverse engineering tools</td>
<td></td>
<td></td>
</tr>
<tr>
<td>● Software payloads</td>
<td></td>
<td></td>
</tr>
<tr>
<td>● Clock fault injectors</td>
<td>Environmental Fault Injection</td>
<td>● Alter execution flow of the critical decision points, especially in the early execution</td>
</tr>
<tr>
<td>● Voltage fault injectors</td>
<td></td>
<td></td>
</tr>
<tr>
<td>● Electromagnetic fault injectors</td>
<td></td>
<td></td>
</tr>
<tr>
<td>● Optical fault injectors</td>
<td></td>
<td></td>
</tr>
<tr>
<td>● Micro probing</td>
<td></td>
<td></td>
</tr>
<tr>
<td>● Power analyzers</td>
<td>Side Channel Analysis</td>
<td>● Infer security sensitive information by analyzing various operational conditions</td>
</tr>
<tr>
<td>● Timing analyzers (Scopes etc)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>● Low speed bus analyzers</td>
<td></td>
<td></td>
</tr>
<tr>
<td>● Optical emission analyzers</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
- Microscopic imaging
- Reverse engineering
- Scanning electron microscope imaging
- Focused ion beam (FIB)

<table>
<thead>
<tr>
<th>Type of Access</th>
<th>Levels of Access</th>
<th>Attack Paths Available</th>
</tr>
</thead>
</table>
| Physical Access      | Unrestricted access for physical and logical attacks | • Chip invasive  
                      |                                                   | • Chip non invasive                                      |
| Remote Access        | Limited access for attacks with both privileged & unprivileged access rights | • Chip non invasive attacks 
                      |                                                   | • Network attacks                                        |

**Definition of Expertise* (JIL)**

<table>
<thead>
<tr>
<th>Proficiency level</th>
<th>Definition</th>
<th>Detailed definition</th>
</tr>
</thead>
</table>
| Expert            | Can use chip invasive, fault injections, side channel & logical tools     | • Familiar with developers knowledge namely algorithms, protocols, hardware structure, principles  
                      | Understands HW & SW in depth                                                | • Techniques and tools for attacks                                               |
|                    | Familiar with implemented                                                 |                                                                                     |
|                    |   • Algorithms                                                            |                                                                                     |
|                    |   • Protocols                                                             |                                                                                     |
|                    |   • HW structures                                                         |                                                                                     |
|                    |   • Principle and security concepts                                       |                                                                                     |
| Proficient         | Can use fault injections, side channel & logical tools                     |                                                                                     |
|                    | Understands HW & SW in reasonably                                         |                                                                                     |
|                    | Familiar with security behavior                                           |                                                                                     |

July 2022
Types of Attacks

Physical Attacks

A physical attacker has full access to the electrical and physical components and interfaces/connectors/ports of the SoC/ASIC in which the Caliptra RoT is integrated without restriction.

Invasive attacks involving depackaging/delaying of the SoC/ASIC is out-of-scope.

Non-Invasive attacks are in-scope.

- Fault Injection attacks
  - Counter measurements - as strong recommendation
- Power and Electromagnetic analysis attacks
  - Counter measurements - as strong recommendation

<table>
<thead>
<tr>
<th>Attack</th>
<th>Description</th>
<th>Threat Model Scope</th>
</tr>
</thead>
<tbody>
<tr>
<td>Electromagnetic – Passive</td>
<td>Attacker observes the electromagnetic power spectrum and signals radiated from the product.</td>
<td>Includes all attacks at all frequency ranges, including radio frequencies, infrared, optical, and ultraviolet. Excludes attacks requiring removing the package lid.</td>
</tr>
<tr>
<td>Category</td>
<td>Description</td>
<td>Includes</td>
</tr>
<tr>
<td>---------------------</td>
<td>-----------------------------------------------------------------------------</td>
<td>--------------------------------------------------------------------------</td>
</tr>
<tr>
<td>Electromagnetic – Active</td>
<td>Attacker directs electromagnetic radiation at the product or portions of the product.</td>
<td>Includes all attacks at all frequency ranges, including radio frequencies, infrared, optical, and ultraviolet.</td>
</tr>
<tr>
<td>Electric – Passive</td>
<td>Attacker probes the external pins of the package and observes electrical signals and characteristics including capacitance, current, and voltage signal.</td>
<td>Includes both analog attacks and digital signal attacks.</td>
</tr>
<tr>
<td>Electric – Active</td>
<td>Attacker alters the electrical signal or characteristics of external pins.</td>
<td>Includes both analog attacks and digital signal attacks.</td>
</tr>
<tr>
<td>Temperature – Passive</td>
<td>Attacker observes the temperature of the product or portions of the product.</td>
<td>Excludes attacks requiring removing the package lid.</td>
</tr>
</tbody>
</table>
Temperature – Active
Attacker applies external heat sources or sinks to alter the temperature of the product, possibly in a rapid fashion.
Includes all temperature ranges (e.g. pouring liquid nitrogen over the package or heating the package to above 100C)
Excludes attacks requiring removing the package lid.

Sound - Passive
Attacker observes the sounds emitted by the product.
Includes all frequencies.
Excludes attacks requiring removing the package lid.

Table 3: Attacks and Threats

Logical Attacks

<table>
<thead>
<tr>
<th>Attack</th>
<th>Description</th>
<th>Included / Excluded</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug/Register Interfaces</td>
<td>Manipulation of externally accessible registers of the Caliptra RoT</td>
<td>Includes all buses accessible to components external to Caliptra RoT including JTAG and SMN.</td>
</tr>
<tr>
<td>Software Interfaces</td>
<td>Attacker invokes software interfaces exposed by the Caliptra RoT to external components.</td>
<td>Includes all externally exposed software interfaces from both non-RoT firmware as well as interfaces accessed by external IP blocks.</td>
</tr>
<tr>
<td>---------------------------</td>
<td>--------------------------------------------------------------------------------------</td>
<td>-------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Includes exploiting both design and implementation flaws.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>For High Value Assets only (see next subsection), the attacker is assumed to fully control all mutable code of the SoC, including privileged Caliptra RoT mutable code.</td>
</tr>
<tr>
<td>Side channel - Timing</td>
<td>Attacker observes the elapsed time of different sensitive operations.</td>
<td>Includes attacks where the attacker actively stimulates the sensitive operations while timing.</td>
</tr>
<tr>
<td>Cryptographic Analysis</td>
<td>Attacker observes plaintext, ciphertext, related data, or immediate values in cryptography to overcome cryptographic controls</td>
<td>Includes all practical cryptanalysis attacks. Assumes NIST-unapproved algorithms provide no security. (e.g. SHA-1, Single DES, ChaCha20) Assumes any cryptographic algorithm that provides less than 128 bits of security (as determined by NIST SP 800-57) provides no security. Excludes quantum computer attacks. This exclusion will be removed soon.</td>
</tr>
</tbody>
</table>

*Table 4: Logical Attacks*
Trust Boundaries

Following diagram establishes trust boundaries for the discussion of threat modeling. Caliptra based SoCs are expected to have Caliptra as silicon RoT, platform or SoC security engine to orchestrate SoC security needs & rest of the SoC.

Trust levels of Caliptra and the SoC security engine are not hierarchical. These two entities are responsible for different security aspects of the chip.

Caliptra Assets & Threats

Assets are defined to be secrets or abilities that must be protected by an owner or user of the asset. Ownership means that the owner has the responsibility to protect these assets and must only make them available based on a defined mechanism while protecting all other assets. An example of when an owner must protect assets would be moving from secure mode to unsecure. Another example would be moving from one owner to another. Before moving through these transitions, the owner will need to ensure all assets are removed, disabled or protected based on use-case definition.
<table>
<thead>
<tr>
<th>Asset Category</th>
<th>Asset</th>
<th>Security Property</th>
<th>Attacker Profile</th>
<th>Attack Path</th>
<th>Mitigation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fuse/OTP high value secrets</td>
<td>UDS Seed</td>
<td>Confidentiality and Integrity</td>
<td>Expert</td>
<td>Malicious manufacturing spoofing on UDS seeds</td>
<td>UDS obfuscation/encryption with class RTL key</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Invasive attack (fuse analysis)</td>
<td>Shield fuse IP</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Boot path tampering while retrieving UDS values</td>
<td>UDS obfuscation/encryption with class RTL key</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Expert</td>
<td>Attempting to derive die specific keys by knowing UDS, KDF</td>
<td>Confine unobfuscated UDS &amp; subsequent derivations to key valut</td>
</tr>
<tr>
<td>Field Entropy</td>
<td>Confidentiality and Integrity</td>
<td>Expert</td>
<td>Malicious manufacturing spoofing on field entropy</td>
<td>Field entropy obfuscation/encryption with class RTL key</td>
<td>Shield fuse IP</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Invasive attack (fuse analysis)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Boot path tampering while retrieving field entropy values</td>
<td>Field entropy obfuscation/encryption with class RTL key</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Expert</td>
<td>Attempting to derive die specific keys by knowing field entropy, KDF</td>
<td>Confine field entropy &amp; subsequent derivations to key valut</td>
</tr>
<tr>
<td>FW authentication keys</td>
<td>Integrity</td>
<td>Proficient</td>
<td>Glitching</td>
<td>1. Redundant decision making on critical code execution</td>
<td></td>
</tr>
</tbody>
</table>
| Die unique assets | UDS (802.1AR Unique Device Secret) | Confidentiality and Integrity | Proficient | 1. Software reading actual secrets  
2. Side channel attack to infer secret | 1. Secrets locked in key vault, not readable by SW  
2. SCA protections |
|-------------------|----------------------------------|-------------------------------|------------|---------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------|
|                   | DICE UDS (DICE Unique Device Secret) | Confidentiality and Integrity | Proficient | 1. Software reading actual secrets  
2. Side channel attack to infer secret | 1. Secrets locked in key vault, not readable by SW  
2. SCA protections |
|                   | CDI0 (DICE component device identifier for Layer 0) | Confidentiality and Integrity | Proficient | 1. Software reading actual secrets  
2. Side channel attack to infer secret | 1. Secrets locked in key vault, not readable by SW  
2. SCA protections |
|                   | CDI1-n (DICE component device) | Confidentiality and Integrity | Proficient | 1. Software reading actual secrets  
2. Side channel | 1. Secrets locked in key vault, not readable by SW  
2. SCA protections |
<table>
<thead>
<tr>
<th>identifier for Layer x</th>
<th>confidentiality and integrity</th>
<th>Proficient</th>
<th>attack to infer secret</th>
<th>root of trust execution</th>
</tr>
</thead>
<tbody>
<tr>
<td>IDevID_Priv</td>
<td>Confidentiality and Integrity</td>
<td>Proficient</td>
<td>1. Software reading actual secrets 2. Side channel attack to infer secret</td>
<td>1. Secrets locked in key vault, not readable by SW 2. SCA protections</td>
</tr>
<tr>
<td>LDevID_Priv</td>
<td>Confidentiality and Integrity</td>
<td>Proficient</td>
<td>1. Software reading actual secrets 2. Side channel attack to infer secret</td>
<td>1. Secrets locked in key vault, not readable by SW 2. SCA protections</td>
</tr>
<tr>
<td>Obfuscation Key</td>
<td>Confidentiality and Integrity</td>
<td>Proficient</td>
<td>1. Software reading actual secrets 2. Side channel attack to infer secret</td>
<td>1. Secrets locked in key vault, not readable by SW 2. SCA protections</td>
</tr>
<tr>
<td>Alias_Key_Priv</td>
<td>Confidentiality and Integrity</td>
<td>Proficient</td>
<td>1. Software reading actual secrets 2. Side channel attack to infer secret</td>
<td>1. Secrets locked in key vault, not readable by SW 2. SCA protections</td>
</tr>
<tr>
<td>Alias_Key_Priv</td>
<td>Confidentiality and Integrity</td>
<td>Proficient</td>
<td>1. Software reading actual secrets 2. Side channel attack to infer secret</td>
<td>1. Secrets locked in key vault, not readable by SW 2. SCA protections</td>
</tr>
<tr>
<td>Root of trust execution</td>
<td>ROM FW</td>
<td>Integrity</td>
<td>Proficient Glitching</td>
<td>1. Redundant decision making on critical code execution 2. Environmental monitoring &amp;</td>
</tr>
</tbody>
</table>

July 2022
<table>
<thead>
<tr>
<th>Execution of unauthorized runtime FW</th>
<th>Authenticity &amp; Integrity</th>
<th>Proficient</th>
<th>Modify boot media authenticity &amp; integrity check using PKI DSA upon power on</th>
</tr>
</thead>
<tbody>
<tr>
<td>Execution of unauthorized runtime FW</td>
<td>Authenticity &amp; Integrity</td>
<td>Proficient</td>
<td>Arbitrary payload pushed into execution authenticity &amp; integrity check using PKI DSA during software updates &amp; power on</td>
</tr>
<tr>
<td>Rollback Attack</td>
<td>Versioning</td>
<td>Proficient</td>
<td>1. Modify boot media to host older versions 2. Bypass version check during boot authenticity &amp; integrity check using PKI DSA upon power on 2. Failproof, audited boot code implementation responsible to load images</td>
</tr>
<tr>
<td>Boot measurements protected by Caliptra</td>
<td>Boot Measurements that Caliptra as RTM gathers, stores and reports</td>
<td>Integrity</td>
<td>Expert 1. Manipulate measurements AiTM while in transit to Caliptra 2. SoC sends manipulated measurements to Caliptra</td>
</tr>
<tr>
<td>Caliptra inputs</td>
<td>Security state</td>
<td>Integrity</td>
<td>Proficient</td>
</tr>
<tr>
<td>----------------</td>
<td>----------------</td>
<td>-----------</td>
<td>------------</td>
</tr>
<tr>
<td>Mode selection (active, passive selections)</td>
<td>Integrity</td>
<td>Proficient</td>
<td>Glitching</td>
</tr>
<tr>
<td>Pauser Attribute</td>
<td>Integrity</td>
<td>Proficient</td>
<td>Glitching</td>
</tr>
<tr>
<td>JTAG debug</td>
<td>Integrity</td>
<td>Proficient</td>
<td>1. Attempt to manipulate RoT execution via JTAG to non POR flows 2. Attempt to retrieve device secrets via JTAG when product is field-deployed 3. Attempt to retrieve device secrets via JTAG when product is under development/debug</td>
</tr>
</tbody>
</table>

*Table 2: Assets*
High Level Architecture

A Caliptra RTM subsystem has the following basic, high-level blocks:

See details in HW Section.

Caliptra Profiles

Caliptra supports two modes of integration with different security postures and FW loading flows. The first is Active Profile (AP) where Caliptra loads its FW directly from persistent storage (eg. SPI) while in Passive Profile (PP) Caliptra FW is being pushed into mailbox SRAM buffer by SoC immutable code (HW or ROM) controlling persistent storage.

Active Profile

When Caliptra is integrated into an SOC in AP mode, Caliptra RTM is the first uncore microcontroller taken out of reset with direct access to persistent storage. The flow for boot is as follows:

1. Hardware executes SOC power-on reset logic.
2. Caliptra ROM executes first and performs cryptographic identity generation, reads in Caliptra firmware from flash.
3. Caliptra ROM measures and verifies its firmware before loading/executing it. Refer to Error Reporting and Handling for details regarding FMC verification failures.
4. After loading its own firmware, Caliptra copies the SOC First Mutable Code (FMC) into an SOC internal SRAM mailbox buffer and measures that firmware.
5. At this point, Caliptra may signal to SOC ROM and SOC uncore to continue power-on reset as shown in Figure 1.

![Figure 1: AP Boot Flow](image)

In the AP profile, the Caliptra trusted computing base (TCB) for integrity of Core Root of Trust measurement is the Caliptra security controller and ROM. The verification of measurement includes:

1. The SOC design ingests firmware through Caliptra
2. Caliptra IP, Caliptra ROM, and Caliptra Firmware

Passive Profile

To facilitate ease of integration and reliable measurement, the Caliptra RTM is the first uncore controller to be taken out of reset by the SoC ROM. Once loaded, it provides callback signals for the remaining SoC subsystem to resume normal reset flow.

All firmware that is loaded from an outside entity (and subsequently executed on the microprocessor) shall be considered untrusted; this firmware’s measurements shall be reported to the Caliptra RTM before it is allowed to run within the SoC.
In the PP profile, the Caliptra trusted computing base (TCB) for integrity of Core Root of Trust measurement is the Caliptra security controller and SoC ROM. The verification of measurement mechanism includes:

1. Hardware executes SOC power-on reset logic.
2. SOC ROM executes, reads Caliptra firmware into Mailbox SRAM buffer.
3. SOC ROM signals Caliptra for its ROM to execute
4. SOC ROM pauses and waits for a signal (resume) from Caliptra
5. Caliptra ROM cryptographically authenticates its FW, measures and (if valid) executes its FW and then derives cryptographic identities
6. Caliptra signals back to SOC to resume reset.
7. SOC reads in its firmware, cryptographically authenticates its FW and provides measurements to Caliptra before executing.

Refer to Error Reporting and Handling for details regarding Caliptra and SoC firmware load and verification error handling.

Figure 2: PP Boot Flow

The PP profile is less intrusive to integrations, but extends the TCB for Caliptra to include SOC ROM. The verification of measurement mechanism integration includes:

1. The SOC design that executes SOC power-on reset logic.
2. SOC ROM, SOC boot controller
3. Caliptra IP, Caliptra ROM, and Caliptra Firmware.
4. SOC first mutable code.

The trusted computing base for the SOC is larger in PP, but simplifies integration while preserving many of the Caliptra security guarantees.

Identity

A Caliptra RTM must provide its runtime code with a cryptographic identity in accordance with the TCG DICE specification. This identity must be rooted in ROM, and provides an attestation over the security state of the RTM as well as the code that the RTM booted.
UDS

A combination of mask ROM and HW macros must implement the DICE key derivation and power-on latch, hiding the UDS and making only the CDI-derived signing key visible to firmware.

The Caliptra UDS is stored in fuses, and is encrypted at rest by an obfuscation secret\(^2\) known only to Caliptra. The UDS, once read by Caliptra ROM at boot, is then used to derive the IDevID identity.

IDevID key

A Caliptra RTM's IDevID key is a hardware identity generated by Caliptra ROM during manufacturing. This key must be solely wielded by Caliptra ROM, and shall never be exposed externally at any phase of the Caliptra life cycle. IDevID is used to endorse LDevID. See below for further details on IDevID provisioning.

\(^2\) This obfuscation secret may be a chip-class secret, or a chip-unique PUF, with the latter preferred.
LDevID key

While it is recommended that implementations of Caliptra add physical attack countermeasures to protect fuses from imagery SDC attacks, SoC fuses generally have varying levels of resistance to physical attackers. While it is important to protect device security assets with physical attack countermeasures, a good design principle is to assume compromise. Renewable security, often referred to as trusted computing base recovery, is a base design principle in the Caliptra RTM. To mitigate the risk of UDS compromise for devices that may have been exposed to sustained physical attack in the supply chain, Caliptra RTMs shall support field-programmable entropy which factors into the device's LDevId identity. The LDevId identity is endorsed by IDevID and in turn endorses the FMC Alias key.

Caliptra's field-programmable entropy shall consist of at least four 32-byte slots. An owner may decide to program as few or as many slots as they wish. Upon programming new entropy, on next reset the device will begin wielding its fresh LDevID. Owners will need to validate the new LDevID by way of IDevID.

Note that LDevID is intended to hedge against the event that a supply-chain attacker has obtained UDS - and by extension, IDevIDpriv. Therefore, IDevID's endorsement of LDevID should not be the sole signal to a user that LDevID is trustworthy. Owners should also work to ensure that their device onboarding flow - wherein field entropy is provisioned and LDevID is registered - is resistant to remote man-in-the-middle attackers that may attempt to use a previously-exfiltrated UDS to register a forged LDevID.

FMC alias key

The LDevID CDI is mixed with a hash of FMC, as well as the security state of the device, via a FIPS-compliant HMAC, to produce CDI_{FMC}. ROM uses CDI_{FMC} to derive the Alias_{FMC} keypair. ROM wields LDevID to issue a certificate for Alias_{FMC}. The Alias_{FMC} certificate includes measurements of the security state and FMC. ROM makes CDI_{FMC}, Alias_{FMC}, and its certificate, available to FMC.

FMC wields Alias_{FMC} to issue a CSR for Alias_{FMC}. FMC then mixes CDI_{FMC} with a hash of runtime firmware to produce CDI_{RT}. FMC uses CDI_{RT} to derive the Alias_{RT} alias keypair. FMC wields Alias_{FMC} to issue a certificate for Alias_{RT}. This alias certificate includes measurements of runtime firmware. FMC makes CDI_{RT}, Alias_{RT}, its certificate, available to application firmware, while withholding CDI_{FMC} and Alias_{FMC}.

Security state

Devices may support features like debug unlock or JTAG. These features, when enabled, significantly alter the security state of the device. The configuration of these features shall be captured in the device's DICE identity. The security state shall be captured as an input to the FMC's CDI, and represented within the FMC's alias certificate.
Owner endorsement

Caliptra RTM firmware shall be signed by the vendor. In addition, this firmware may also be signed by the owner when ownership control is enforced. If a second signature is present for ownership enforcement, Caliptra must extract the owner’s public key from the firmware image during cold boot, and latch the owner key into Caliptra’s RAM for the remainder of its uptime. Caliptra will then use both the vendor key and owner key to verify hitless firmware updates.

Caliptra shall attest to the value of the owner key, enabling external verifiers to ensure that the correct owner key has been provisioned into the device. Caliptra shall do so by including the owner key as an input to the FMC’s CDI (as part of "other attributes" from Figure 3 above), and represent it within the FMC’s alias certificate.

Provisioning IDevID during manufacturing

Figure 4: Device Manufacturing Identity Flow

1. High Volume Manufacturing programs NIST compliant UDS into fuses using SOC specific fuse programming flow. Note that this UDS goes through an obfuscation function within Caliptra IP. Hence it is fine for HVM to generate the UDS.

---

3 This memory should only be volatile in the face of a power loss event. See details in HW Section.
2. SOC will drive the security state indicating that its a manufacturing flow. Refer to “Caliptra Security States” for encodings
3. SOC will follow the boot flow as defined in Caliptra IP HW boot flow to assert cpro_pwmgood & deassert cpro_rst_b, followed by writing to the fuse registers.
4. HVM must now poll for “CSR Valid” bit available as Caliptra IP hardware register over JTAG
5. ROM will look at the manufacturing state encoding & populates the Caliptra internal SRAM [MB SRAM hardware structure is reused] with the CSR and write to Caliptra internal register to indicate CSR is valid (refer to Caliptra ROM spec & Identity section in this document on the ROM steps to generate the CSR)
6. HVM polling reads through JTAG will see that CSR is valid at this point
7. HVM must now read the CSR over JTAG
8. HVM must write a bit over JTAG that it has completed reading CSR
9. Caliptra IP HW will now open up the Caliptra Mailbox for SOC usages such as FW loading (if required in some HVM flows)
   a. Note that until the above write is complete, SOC will not get a grant/lock of the APB-exposed mailbox interface.

Certificate Format

Device Identity Certificates are following X.509 v3 format described in RFC 5280. The values in the X.509 certificate shall follow the DICE TCBInfo fields, as defined in [12]. The owner public key shall be extended into VendorInfo, with the security operational state reflecting the flags of DICE TCBInfo. Additional fields may be extended into VendorInfo.

[TODO for 0.8 release: The x509 owner key, JTAG state, public key used to verify firmware should be extended in the Cert. ]
Caliptra Security States

Definitions
- **DebugLock**: Caliptra JTAG is NOT open for uController & HW debug
- **DebugUnlock**: Caliptra JTAG is open for uController & HW debug
- **Un provisioned**: Blank/unprogrammed fuse part
- **Manufacturing**: Device is going through manufacturing flow where High-Volume-Manufacturing (HVM) Caliptra fuses are being programmed
- **Production**: All Caliptra’s HVM Fuses are programmed.

Notes:
- Caliptra’ security state is determined by the SOC’s security state and SOC device lifecycle state.
- Caliptra’s state is considered a mode of operation

*Figure 5: Caliptra Security States*
- Caliptra security state is defined by the upper most bit of the encoding below; 
  1=DebugLocked & 0=DebugUnlocked
- Lower 2 bits are mapped to device lifecycle (Unprovisioned, Manufacturing, Production)
- SOC’s security state may also be influenced by its own device life cycle.
- Caliptra’s security state determines Caliptra’s debug state and the state of its security assets.
- In general, if Caliptra is in unsecure state, all keys, assets are ‘zeroized’. Zeroized may mean switching to all 0s or 1s or debug keys based on the key. Refer to Caliptra Assets for a description of Caliptra assets.

<table>
<thead>
<tr>
<th>{Security State, Device Life Cycle State[1:0]}</th>
<th>State</th>
<th>Definition</th>
<th>State Transition Requirement</th>
</tr>
</thead>
</table>
| 000b                                          | DebugUnlocked & Unprovisioned | This is Caliptra’s default state; it is used for development and early Caliptra bring up. This state is not used to provision the Caliptra assets. In this state:  
  - UDS and all other identity critical assets shall not be not programmed in fuses. Unprogrammed Fuse bits shall be read as 0s (zero).  
  - The debug UDS shall be obfuscated and de-obfuscated using the debug obfuscation key.  
  - Obfuscation key: The debug obfuscation key shall be used  
  - Caliptra JTAG is unlocked and allows microcontroller debug  
  - Caliptra JTAG can access IP internal registers through FW or directly | Unprovisioned to any other state required cold boot cycle of Caliptra & SOC |
| 100b                                          | DebugLocked & Manufacturing | Caliptra is commanded to enter this state during the secure High-Volume-Manufacturing (HVM) process. In this state:  
  - UDS and other identity critical assets shall be programmed into Fuses. They | Manufacturing -> Unsecure State transition possible without power cycle and Caliptra will clear all the security critical |
<table>
<thead>
<tr>
<th>Binary</th>
<th>State Description</th>
<th>Details</th>
</tr>
</thead>
</table>
| 101b   | DebugLocked & Production               | All security assets are in production mode. In this state:  
- Production UDS and obfuscation key shall be used.  
- CPU execution shall be enabled  
- All ‘backdoor’ functionality shall be disabled (e.g., developer functions/functionality that could reveal sensitive information or result in escalation of privileges, etc.)  
- Debug functions shall be disabled  
  - Caliptra JTAG is locked – microcontroller debug shall be disabled  
  - Caliptra microcontroller shall not be interruptible through JTAG mailbox  
- DFT functions shall be disabled |
| 011b   | DebugUnlocked & Production             | This state is used when debugging of Caliptra RTM is required. When in this state:  
- UDS and other identity critical assets are programmed into Fuses. They may not have been written into Caliptra fuse registers if the unsecure state entered before Caliptra is out of reset. If unsecure state transition happened after fuses are written to Caliptra, they are cleared on seeing the security state |

Refer to [Provisioning During Manufacturing](#) for details on manufacturing and provisioning details.

<table>
<thead>
<tr>
<th>Binary</th>
<th>State Description</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>101b</td>
<td>DebugLocked &amp; Production</td>
<td>DebugLocked -&gt; Debug Unlocked possible without power cycle and Caliptra will clear all the security critical assets/registers before JTAG is opened</td>
</tr>
<tr>
<td>011b</td>
<td>DebugUnlocked &amp; Production</td>
<td>Debug Unlocked -&gt; Debug Locked possible ONLY with a power cycle.</td>
</tr>
</tbody>
</table>
transition from secure/manufacturing -> unsecure

- **Caliptra state:** All security assets are in debug mode (UDS & Obfuscation key are in production state)
  - UDS: Reverts to a ‘well-known’ debug value
  - Obfuscation key: Switched to debug key
  - Key Vault is also cleared
  - Caliptra JTAG is unlocked and allows microcontroller debug
  - Caliptra JTAG can access IP internal registers through FW or directly

<table>
<thead>
<tr>
<th>Table 1: Security States</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Note:</strong> End of life state is owned by SOC. In end-of-life device life cycle state, Caliptra shall not not be brought out of reset.</td>
</tr>
<tr>
<td><strong>Note:</strong> Other encodings are reserved and always assumed to be in a secure state.</td>
</tr>
</tbody>
</table>

Each of these security states may be mapped to different SOC level debug & security states. SOC’s requirement is that if the SOC enters a debug state, then Caliptra must also be in Unsecured state where all assets are cleared.

### Service Surface

The service surface of a Caliptra RTM has multiple vectors. All use cases are control plane services, useful to power on a system or start a task. Supporting line rate high performance IO cryptography or any other data path capability is not required.

- **Logic IOs:** required to indicate status of the IP, availability of a message through APB, and to enable/disable certain debug capabilities (like JTAG enable/disable)
- **Command mailbox:** Caliptra shall offer services to other parts of the SoC:
  - **Loading firmware:** Caliptra firmware is loaded via the mailbox at cold-boot. In addition, Caliptra firmware can be loaded at runtime to support hitless/impactless updates.
  - **DICE-as-a-Service:** A Caliptra RTM shall expose a "DICE-as-a-Service" API, allowing Caliptra to derive and wield a DICE identity on behalf of other elements within the SoC.
    - A potential use case includes serving as a signing oracle for an SPDM responder executing in the SoC Application Processor.
Device Resilience

As noted earlier in this document, Caliptra has a role to play in maintaining the resilience posture of the SoC as defined by NIST SP800-193 Platform Firmware Resiliency Guidelines [1]. As the Silicon RTM, Caliptra is either responsible for, or participates in, various Protection and Detection requirements described in the NIST publication.

The following list describes the NIST SP800-193 requirements that Caliptra shall meet, either on its own or in conjunction with other components within the SoC or Platform. Requirements not listed should be assumed not covered and out-of-scope for Caliptra. In particular, most requirements related to firmware update and recovery are out-of-scope and must be handled by other components of the system.

<table>
<thead>
<tr>
<th>NIST SP800-193 Chapter</th>
<th>Requirement</th>
<th>Caliptra Responsibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.1.1</td>
<td>All security mechanisms and functions shall be founded to Roots of Trust.</td>
<td>Caliptra forms the basis for all trust in the SoC starting from execution of its immutable ROM. See chapter on Secure Boot Flow.</td>
</tr>
<tr>
<td>4.1.1</td>
<td>If Chains of Trust (CoT) are used, RoT shall serve as the anchor for the CoT.</td>
<td>All other firmware shall be authenticated and executed as part of a Chain of Trust extended from the Caliptra ROM. See chapter on Secure Boot Flow.</td>
</tr>
<tr>
<td>4.1.1</td>
<td>All RoTs and CoTs shall either be immutable or protected using mechanisms which ensure all RoTs and CoTs remain in a state of integrity.</td>
<td>All other firmware is authenticated and executed as part of a Chain of Trust extended from the Caliptra ROM. See chapter on Secure Boot Flow.</td>
</tr>
<tr>
<td>4.1.1</td>
<td>All elements of the Chains of Trust for Update, Detection and Recovery in non-volatile storage shall be implemented in platform firmware.</td>
<td>Caliptra forms the basis for Root of Trust for Measurement (or Detection). All other silicon RoT capabilities are extended by additional firmware loaded in the SoC and anchored by the Caliptra RTM.</td>
</tr>
<tr>
<td>4.1.1</td>
<td>The functions of the RoTs or CoTs shall be resistant to any tampering attempted by software running under, or as part of, the operating system on the host processor.</td>
<td>Caliptra shall run on a dedicated microcontroller, isolated physically from access by other components in the system.</td>
</tr>
<tr>
<td>4.1.1</td>
<td>Information transferred from the</td>
<td>Caliptra shall verify the authenticity of its</td>
</tr>
<tr>
<td>Requirement</td>
<td>Caliptra Responsibility</td>
<td></td>
</tr>
<tr>
<td>----------------------------------------------------------------------------</td>
<td>--------------------------------------------------------------------------------------------------------------------------------------------------------</td>
<td></td>
</tr>
<tr>
<td>software on the host processor to the platform firmware shall be treated as untrusted.</td>
<td>firmware using an approved digital signature verification mechanism.</td>
<td></td>
</tr>
<tr>
<td>4.1.1 CoTs may be extended to include elements that are not from non-volatile storage. Before use, those elements shall be cryptographically verified by an earlier element of the CoT.</td>
<td>Caliptra shall verify the authenticity of its firmware using an approved digital signature verification mechanism. Caliptra shall also measure the SoC Security Processor FMC code before it is verified and executed by the SoC.</td>
<td></td>
</tr>
<tr>
<td>4.1.2 If the key store is updateable, then the key store shall be updated using an authenticated update mechanism, absent unambiguous physical presence through a secure local update.</td>
<td>Hashes for the keys used to authenticate Caliptra FW are programmed into fuses during manufacturing. If a key is deemed to be compromised, that key may be revoked and the next key used instead. See chapter on Fuse/OTP Requirements.</td>
<td></td>
</tr>
<tr>
<td>4.1.3 Each platform device which implements a detection capability shall rely on either a Root of Trust for Detection (RTD), or a Chain of Trust for Detection (CTD) which is anchored by an RTD, for its detection.</td>
<td>Caliptra forms the basis for all trust in the SoC starting from execution of its immutable ROM. All other firmware shall be authenticated and executed as part of a Chain of Trust extended from the Caliptra ROM. See chapter on Secure Boot Flow.</td>
<td></td>
</tr>
<tr>
<td>4.1.3 The RTD or CTD shall include or have access to information necessary to detect corruption of firmware code and critical data.</td>
<td>Caliptra relies on hashes of authorized keys stored in fuses. Those hashes are then checked against public keys found in firmware headers to authenticate Caliptra’s runtime firmware. Caliptra relies on redundancy in the fuses to protect the key and configuration data. See chapter on Fuse/OTP Requirements.</td>
<td></td>
</tr>
<tr>
<td>4.2.3 If Critical Platform Firmware code in non-volatile memory is copied into RAM to be executed (for performance, or for other reasons) then the firmware program in RAM shall be protected from modification by software or shall complete its function before software starts.</td>
<td>Caliptra shall run on a dedicated microcontroller, isolated physically from access by other components in the system.</td>
<td></td>
</tr>
<tr>
<td>4.2.3 If Critical Platform Firmware uses</td>
<td>Caliptra shall run on a dedicated</td>
<td></td>
</tr>
<tr>
<td>NIST SP800-193 Chapter</td>
<td>Requirement</td>
<td>Caliptra Responsibility</td>
</tr>
<tr>
<td>----------------------</td>
<td>-------------</td>
<td>-------------------------</td>
</tr>
<tr>
<td>RAM for temporary data storage, then this memory shall be protected from software running on the Platform until the data’s use is complete.</td>
<td>microcontroller, isolated physically from access by other components in the system.</td>
<td></td>
</tr>
<tr>
<td>4.2.3</td>
<td>Software shall not be able to interfere with the intended function of Critical Platform Firmware. For example, by denying execution, modifying the processor mode, or polluting caches.</td>
<td>Caliptra shall run on a dedicated microcontroller, isolated physically from access by other components in the system. In addition, the Caliptra subsystem begins execution before other firmware is allowed to run.</td>
</tr>
<tr>
<td>4.2.4</td>
<td>Critical data shall be modifiable only through the device itself or defined interfaces provided by device firmware. Examples of defined interfaces include proprietary or public application programming interfaces (APIs) used by the device's firmware, or standards-based interfaces. Symbiont devices may rely on their host devices to meet this requirement.</td>
<td>Caliptra receives firmware and configuration input only via defined interfaces within the SoC. See chapter on Mailboxes.</td>
</tr>
<tr>
<td>4.2.1.3</td>
<td>The authenticated update mechanism shall be capable of preventing unauthorized updates of the device firmware to an earlier authentic version that has a security weakness or would enable updates to a version with a known security weakness.</td>
<td>Caliptra supports a mechanism for detecting and preventing execution of a prior firmware image that is no longer authorized. See chapter on Anti-rollback Support.</td>
</tr>
<tr>
<td>4.3.1</td>
<td>A successful attack which corrupts the active critical data or the firmware image, or subverts their protection mechanisms, shall not in and of itself result in a successful attack on the RTD or the information necessary to detect corruption of the firmware image.</td>
<td>Caliptra shall verify the signature of any firmware it loads during each boot. If the signature verification fails, Caliptra shall notify the SoC that firmware recovery must be performed. Refer to Error Reporting and Handling.</td>
</tr>
<tr>
<td>4.3.1</td>
<td>Verify integrity, using an approved digital signature algorithm or</td>
<td>Caliptra shall perform digital signature verification of its FMC code, as well as that</td>
</tr>
<tr>
<td>NIST SP800-193 Chapter</td>
<td>Requirement</td>
<td>Caliptra Responsibility</td>
</tr>
<tr>
<td>-----------------------</td>
<td>------------------------------------------------------------------------------------------------</td>
<td>------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td></td>
<td>cryptographic hash, of device firmware code prior to execution of code outside the RTD.</td>
<td>of the SoC Security Processor FMC before they are allowed to execute.</td>
</tr>
<tr>
<td>4.3.1</td>
<td>If firmware corruption is detected, the RTD or CTD should be capable of starting a recovery process to restore the device firmware code back to an authentic version.</td>
<td>Caliptra shall notify the SoC via the Mailbox interface to initiate the recovery process.</td>
</tr>
<tr>
<td>4.3.1</td>
<td>The detection mechanism should be capable of creating notifications of firmware corruption.</td>
<td>Caliptra shall notify the SoC via the Mailbox interface to initiate the recovery process.</td>
</tr>
<tr>
<td>4.3.1</td>
<td>The detection mechanism should be capable of logging events when firmware corruption is detected.</td>
<td>It is the responsibility of the SoC to log any corruption events upon notification by Caliptra.</td>
</tr>
<tr>
<td>4.3.2</td>
<td>The RTD or CTD shall perform integrity checks on the critical data prior to use. Integrity checks may take the form, for example, of validating the data against known valid values or verifying the hash of the data storage.</td>
<td>Caliptra relies on redundant fuses to store its configuration data, which is owned and passed to Caliptra through the Mailbox.</td>
</tr>
<tr>
<td>4.3.2</td>
<td>The RTD or CTD should be capable of creating notifications of data corruption.</td>
<td>Refer to <a href="#">Error Reporting and Handling</a>.</td>
</tr>
<tr>
<td>4.3.2</td>
<td>The detection mechanism should be capable of logging events when data corruption is detected.</td>
<td>It is the responsibility of the SoC to log any corruption events upon notification by Caliptra.</td>
</tr>
</tbody>
</table>
Secure Boot Flow

A Caliptra RTM shall follow/implement the secure boot guidelines as described in [Reference 11].

Detailed flow described in HW Section.

Caliptra RTM hitless update

Caliptra shall preserve its runtime firmware’s DICE identity across hitless updates.

Informative comment: this is done because it is unsafe to unlock UDS again, and infeasible to extend the DICE hierarchy with the new firmware’s measurements.

Caliptra shall provide a means of indicating in a firmware image’s signed header whether runtime update of Caliptra firmware should be enabled. This bit shall be made evident in the firmware’s alias key certificate and used in the firmware’s CDI derivation.

Anti-rollback Support

A Caliptra RTM shall provide Fuse banks (refer to Table 9: Caliptra Secret Fuse Descriptor Table) that are used for storing monotonic counters to provide anti-rollback enforcement for Caliptra mutable firmware. Each distinctly-signed boot stage shall be associated with its own anti-rollback Fuse field. Together with the vendor, a Caliptra RTM allows owners to enforce strong anti-rollback requirements, in addition to supporting rollback to a previous firmware version – this is a critical capability for hyper scalar owners.

Every mutable Caliptra RTM boot layer shall include a SVN value in the signed header. If a layer’s signed SVN value is less than the current counter value for that layer’s fuse bank, the Caliptra RTM shall refuse to boot that layer, regardless of whether the signature is valid.

Each signed boot layer shall also include a MIN_SVN value in the signed header. Upon successful validation of a signed boot layer, if the layer’s signed MIN_SVN value is greater than the current counter value for that layer’s fuse bank, Caliptra shall increment that fuse bank counter until it equals MIN_SVN.

Vendors shall issue security-critical fixes requiring anti-rollback protection in sets of two signed firmware:

- Version number (X+1) which carries the security fix, with an incremented SVN and an unchanged MIN_SVN, as compared to version (X).
- Version number (X+2), identical to (X+1) except its MIN_SVN value has been incremented.

Owners may upgrade their fleet in two stages: first from (X) to (X+1), and then from (X+1) to (X+2).

July 2022
If an owner does not require the ability to roll back during qualification, they can choose to perform a single upgrade of their fleet, from (X) to (X+2), skipping over the intermediate (X+1).

Each of Caliptra’s internal anti-rollback fuse banks shall support a minimum counter value of 64. This feature is expected to be used relatively sparingly.

If a given firmware image’s SVN is less than its MIN_SVN value, that image shall be considered invalid.

Alternatively, platform vendors may prefer to manage firmware storage and rollback protection in a different manner, such as through a dedicated Platform RoT. In such cases, the vendor may wish to disable Anti-rollback support from Caliptra entirely. This disable is available via an OTP/fuse setting.

**Informative comment: Example**

The following is a worked example of how the anti-roll back mechanism may be used to revoke a signed image while supporting rollback to the prior image.

- Assuming Caliptra is in the following state:
  - Currently running firmware version: 4.2
  - Caliptra firmware’s signed SVN value: 1
  - Caliptra firmware’s signed MIN_SVN value: 1
  - Caliptra’s firmware anti-rollback fuse bank counter value: 1

A vulnerability is discovered in firmware version 4.2. The vendor issues a fix in firmware version 4.3. However, owners may still wish to roll back to firmware version 4.2, while version 4.3 is being qualified in their fleet. Updating to firmware version 4.3 will place the Caliptra RTM in the following state:

- Currently running firmware version: 4.3
- Caliptra firmware’s signed SVN value: 2
- Caliptra firmware’s signed MIN_SVN value: 1
- Caliptra’s firmware anti-rollback fuse bank counter value: 1

In this state, since the anti-rollback fuse bank counter has not yet been incremented, the Caliptra RTM will still allow the firmware to roll back to version 4.2.

Once firmware version 4.3 is fully qualified, the owner will wish to revoke version 4.2. The vendor will issue a follow-up firmware version 4.4, which will place the Calipra RTM in the following state:

- Currently running firmware version: 4.4
- Caliptra firmware’s signed SVN value: 2

July 2022
- Caliptra firmware's signed MIN_SVN value: 2
- Caliptra's firmware anti-rollback fuse bank counter value: 2

Upon validating firmware version 4.4, the Caliptra RTM will note that that firmware's signed MIN_SVN value is 2, and will increment its internal fuse bank counter to match. Once a chip has received firmware version 4.4, it will no longer be able to roll back to version 4.2. However, it will continue to be able to roll back to version 4.3.

Physical Attack Countermeasures

A Caliptra RTM shall implement counter measures designed to deter both glitching (also referred to fault-injection (FI) and side-channel attacks (simple power analysis (SPA) and differential power analysis (DPA)).

The Caliptra threat model guides the priority of which physical countermeasures are based on a specific physical implementation.

From the top, an adversary in the supply chain has essentially unlimited time to glitch the chip and make it reveal any private key material or symmetric secrets. One Glitch To Rule Them All is one example with recency bias. The most critical counter-measures must prevent non-destructive extraction of those secrets. Otherwise, an adversary succeeding may be able to silently impersonate production serving assets at a later time.

General protection of the embedded microprocessor while running arbitrary firmware is required to protect the UDS or other private entropy from logical and physical attacks, including firmware running within the Caliptra itself. Control flow integrity, analog reference voltage and clock sources, as well as defensive programming are encouraged. Likewise, pointer authentication, encryption, separate code vs data stacks, and memory tagging are all encouraged.

Randomly generated per part entropy is subject to physical inspection attacks in the supply chain, as well. The Fuses storing the UDS entropy shall be protected to a degree that forces an attacker to perform a destructive operation to read their values. Decapping and fibbing attacks should at least penetrate enough layers and metal shielding to render the part useless, if not being outright impossible to carry out. Entropy tied to a damaged asset typically requires injection of counterfeit devices in the supply chain, which is a very powerful adversary model.

Another way to obtain access to secret entropy with “unlimited supply chain time” is to observe side channels while the SoC is executing. Because a Caliptra RTM is expected to be a <1 mm² fraction of a large SoC, side-channel mitigation is required only against extremely resourceful attackers that can wade and discern through a large number of confounding signals and power profiles. With that priority in mind, DPA and DMA attacks should be mitigated via decoy value generation.

Any private key material or symmetric key material embedded in the RTL (and therefore “global”) must be treated as having low value, reaching zero value in a number of quarters. A

July 2022
supply chain attacker can destructively obtain the key material, and loss of one part is not going to trigger any alarms.

Mitigation against SCA is not necessarily trivial and may be implemented in a variety of ways. [14] provides a comprehensive overview of methods and techniques used in various SCA as well as recommendations for countermeasures against such attacks (including feasibility and applicability). Additionally, there are many academic papers available from NIST and other resources that discuss SCA and their countermeasures.
Compliance and Certification Requirements

Due to the Identity service surface offered to other SoC subsystems, a Caliptra RTM may fall under the ToE (Target of Evaluation) of an application that wishes to attain a specific compliance level for business reasons.

It is important to highlight it’s not necessary for the RTM itself to unilaterally attain e.g. FIPS 140-3 L3. It is only relevant insofar the RTM is included in the “bag” that wants to obtain a compliance certification. For example, if a cloud provider wants to FIPS-certify PCIe link encryption in transit rooted to an ASIC identity emanating from a Caliptra RTM.

Refer to [15] for requirements related to Keys, Entropy, and Random Bits and cryptographic modules and algorithms.

Known Answer Test (KAT) Support

In order to certify a cryptographic module, pre-operational self-tests must be performed when the system is booted. Implementation of KATs are required for FIPS certification. However, regardless of FIPS certification, it is considered a security best practice to ensure that the supported cryptographic algorithms are functioning properly so as to guarantee correct security posture.

KAT execution are described as two types
- Pre-operational Self-Test (POST)
- Conditional Algorithm Self-Test (CAST)

A detailed description of the POST and CAST KATs can be found at csrc.nist.gov.

<table>
<thead>
<tr>
<th>KAT Type</th>
<th>If fails</th>
</tr>
</thead>
<tbody>
<tr>
<td>POST</td>
<td>Failure of a POST KAT (e.g., ECDSA) shall result in Caliptra RTM boot failure. A reset may or may not result in successful POST completion.</td>
</tr>
<tr>
<td>CAST</td>
<td>Failure of a CAST KAT shall cause Caliptra RTM to fail any operation that has a dependency on the associated cryptographic algorithm.</td>
</tr>
</tbody>
</table>

Table 6: KAT Failure Mitigations
<table>
<thead>
<tr>
<th>Crypto Algorithm</th>
<th>Caliptra Boot ROM</th>
<th>Caliptra FMC</th>
<th>Caliptra Runtime FW</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>ECDSA</strong>(^4)</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td><strong>SHA</strong>(^5)</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td><strong>DRBG</strong></td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td><strong>HMAC</strong></td>
<td>Yes (CDI generation)</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td><strong>KDF</strong></td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
</tr>
</tbody>
</table>

*Table 7: POST/CAST Usage*

As shown in *Table 7: POST/CAST Usage*, since the cryptographic algorithms required by the Caliptra RTM Boot ROM are considered POSTs and those same algorithms are used by Caliptra FMC and FW (green boxes), there is no requirement that FMC and Runtime FW implement CASTs for those algorithms.

---

\(^4\) ECDSA is used for FW verification and SPDM (signing)

\(^5\) SHA – is used with ECDSA, HMAC and for generating measurements

July 2022
FW Signing/Verification Algorithms [updated]

Caliptra firmware is composed of multiple layers: an FMC and an application firmware image. Each layer is signed individually by ECDSA P384 keys.

Each layer is signed by a vendor-controlled key. In addition, each layer may also be signed by an owner-controlled key. The image header contains both the owner public key as well as the signature using that key.

During boot, Caliptra ROM shall verify the vendor signature over FMC before allowing that FMC to run.

See the Owner endorsement section for how the owner key is used.

Caliptra RTM FW signature generation and verification shall follow the requirements described in [Reference 11].

Post-Quantum Cryptography (PQC) Requirements

As NIST publishes new standards with PQC resilience, algorithms applicable to Caliptra will be described in this document.

Key Rotation

Firmware signing key rotation shall follow the requirements described in [Reference 11].
HW Section

- **SRAM requirements:**
  - 128KB of ICCM0 and ICCM1 (used for rollback of impactless update)
  - **Open:** Without ICCM1, SOC owns the flow to stage the FW if the FW updated through impactless flow fails to run appropriately. Potential SRAM savings to be discussed.
  - 128KB for Mailbox as a staged SRAM (for FW staging of impactless updates to do authentication checks on the FW before moving to ICCM)
  - 128KB for DCCM and 32KB for ROM

- **Crypto requirements**
  - SHA256 SHA384, SHA512
  - ECC Secp384r1 w/ HMAC-DRBG - Key Generation, Sign & Verification
  - HMAC SHA384
  - AES256-ECB, CBC, GCM
  - SWeRV EL2 from chips alliance is used for RISC-V
  - APB is the choice of SOC facing interface
  - JTAG is exported at the IP interface
1. As a part of SOC boot flow, SOC may have a bunch of infrastructure and other entities that boot. That part of the flow is outside the scope of this document. If SOC chooses to bypass Caliptra, then it should have a capability to bypass the Caliptra entirely through its proprietary flow. This may be needed for A0 power on and other early validation.
2. Cptra_pwrgood is asserted to the Caliptra IP block.
3. Cptra_rst_b is deasserted to the Caliptra IP block. Refer to the integration specification for guidelines on the minimum number of cycles b/w these two signals
4. Caliptra IP will now evaluate the strap settings driven through various interface wires (eg. passive vs active mode, security/debug state of the SOC etc)
5. If SOC is in a debug mode, then security assets are cleared/switched to debug mode
6. Caliptra IP will assert Ready_For_Fuse wire to the SOC
7. SOC will populate the fuse registers and set a fuse write done bit in the same fuse register block. Note that Caliptra HW drops writes to any registers that cannot be changed unless there is a power cycle (eg. UDS). So SOC is free to write all the registers.
a. **Open**: To reduce the overall complexity, there is a proposal to write a SOC generated random number as a part of fuse population. From there, FW will implement DRBG using DRNG as a starting point.

8. Caliptra IP will deassert Ready_for_Fuse wire as soon as the fuse write done register is written.

9. Caliptra IP moves security critical assets in fuse registers (eg. UDS) to Key Vault.

Caliptra FW Push Flow (Passive mode)
1. Once Caliptra uController is out of reset, ROM starts executing and triggers the crypto block to run the UDS decrypt flow.
2. Caliptra ROM will now enable the Mailbox. (until this point any accidental/non-accidental writes that target the mailbox are dropped by the hardware)
3. Caliptra ROM will assert READY_FOR_FW wire. This is done by writing an internal register. This register is also visible to read on the APB interface. SOC can choose to poll on this bit instead of using the wire (it is SOC integration choice).
4. SOC will follow the mailbox protocol and push Caliptra FW into the mailbox
5. Caliptra’s mailbox HW will assert an interrupt to the uController once the GO is written per mailbox protocol. See Mailbox for specifics.
6. Once Caliptra’s FW is authenticated and loaded into ICCM, uController will assert READY_FOR_RTFLOWS wire. Refer to ROM & FW spec on next level specifics of various security flows that happen within this step (eg. DICE).

Caliptra IP FW Load Flow (Active Mode)
1. Once Caliptra uController is out of reset, ROM starts executing and triggers the crypto block to run the UDS decrypt flow.
2. Caliptra ROM will use the internal SPI peripheral to read the platform flash and load the FW. Note that SPI will be operating in basic functional single-IO mode and at 20MHz frequency.
3. Once Caliptra’s FW is authenticated and loaded into ICCM, uController will assert READY_FOR RTFLOWS wire. Refer to ROM & FW spec on next level specifics of various security flows that happen within this step (eg. DICE).

**CPU Warm Reset or PCIe Hot Reset Flow → Caliptra IP reset**

- **Caliptra BootFSM**
- **Caliptra Cryptos, MB SRAM, FuseRegs**
- **Caliptra uC**
- **SOC BootFSM/BootROM/Gasket logic**
- **SOC eFUSE**

**Flow Diagram:**
- CPU Warm Reset or PCIe Hot Reset Flow → Caliptra IP reset
- Caliptra uC asserts `cptra_uc_rst_b Assert`
- ROM reads register to notice if the reset is WR vs Impactless vs Cold
- Skip all flows – FW is in the ICCM already
- Caliptra ready for RT flows

**Important Notes:**
- All HW logic reset (Anything on powergood is not reset eg. Error registers, some fuses, Key slots etc.)
- Debug Mode → All assets switched to debug values
- Write Fuse Registers (Attribute of the writer is verified by Caliptra HW)
- HW drops any writes to fuses that cannot be changed unless there is a powercycle/prev good toggle
- Ready_for_Fuses Asserts
- Read Caliptra Fuses

**July 2022**
Note: Since Caliptra IP may be placed in a “S5” domain of the device, there may be devices where Caliptra IP may not go through reset on a device hot reset or CPU warm reset. But the flow shows what happens when such a reset happens.

1. Caliptra IP’s reset is asserted by the SOC
2. Caliptra’s internal BootFSM will reset the uController and then resets all the logic (including the SOC facing APB interface). Only registers or flops that are sitting on powergood are left to have the same value. Note that SRAMs do not have a reset.
3. Caliptra IP’s reset is de-asserted by the SOC
4. At this point the HW boot flow will be the same cold boot flow
5. Caliptra’s ROM reads an internal register to differentiate b/w warm vs cold vs impactless flow. If it’s a warm reset flow, then it skips DICE key gen, FW load flows (because keys were already derived and FW is already present in ICCM). This is an important reset time optimization for devices that need to meet the hot reset spec time.

Note: Cold reset flow is not explicitly mentioned but it would look like cold boot flow as Caliptra IP has no state through a cold reset.

Mailbox

The Caliptra Mailbox is a 128KB buffer used for exchanging data between the SoC and the Caliptra microcontroller (uC).

SoC side will communicate with the mailbox over an APB interface. This allows the SoC to identify the device using the interface to ensure that the mailbox, control registers, and fuses are read or written only by the appropriate device.

When a mailbox is populated by SoC, an interrupt to the FW to indicate that a command is available in the mailbox. The uC will be responsible for reading from and responding to the command.

When a mailbox is populated by the uC, we will send a wire indication to the SoC that a command is available in the mailbox as well as updating the MAILBOX STATUS register. The SoC will be responsible for reading from and responding to the command.

Mailboxes are generic data passing structures, we will only enforce the protocol for writing to and reading from the mailbox. How the command and data is interpreted by the FW and SoC are not enforced in this document.

Sender Protocol

Sending data to the mailbox:

1. Requester queries the mailbox by reading the LOCK control register.
   a. If LOCK returns 0, LOCK is granted and will be set to 1.
b. If LOCK returns 1, MBOX is locked for another device.
2. Requester writes the command to the COMMAND register.
3. Requester writes the data length in bytes to the DLEN register.
4. Requester writes data packets to the MBOX DATAIN register.
5. Requester writes to the EXECUTE register.
6. Requester reads the STATUS register.
   a. Status can return:
      b. DATA_READY – Indicates the return data is in the mailbox for requested command
      c. CMD_COMPLETE – Indicates the successful completion of the requested command
      d. CMD_FAILURE – Indicates the requested command failed
      e. CMD_BUSY – Indicates the requested command is still in progress

Notes on behavior:
Once LOCK is granted, the mailbox is locked until that device has concluded its operation. We should have a mechanism to terminate a lock early or release the lock if the device does not proceed to use it.

Mailbox is responsible for only accepting writes from the device that requested and locked the mailbox.
Receiver Protocol

Upon receiving indication that the mailbox has been populated, the appropriate device can read the mailbox. This is indicated by a dedicated wire that is asserted when Caliptra populates the mailbox for SoC consumption, also by the STATUS register returning DATA_READY

Receiving data from the mailbox:

1. Receiver reads the COMMAND register.
2. Receiver reads the DLEN register.
3. Receiver reads the MBOX DATAOUT register.
   3.1. Continue reading MBOX DATAOUT register until DLEN bytes are read.
4. Receiver resets the EXECUTE register.
   4.1. This releases the LOCK on the mailbox.
User Attributes

The PAUSER field of the APB interface will be used to encode device attributes for the requester utilizing the SoC interface. These values can be used for:

- Ensuring the device that was granted the LOCK is the one that accesses the mailbox, dlen, command, and status registers.
- Could be used to prioritize who is next granted the LOCK.

Architectural Registers

These registers are accessible over APB to be read according to the register permissions.

**TODO:** Additional registers are WIP,

**TODO:** Bit level definitions here or in integration spec?

<table>
<thead>
<tr>
<th>MBOX FUNC</th>
<th>Address</th>
<th>SoC Permissions</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOCK</td>
<td>RO</td>
<td></td>
<td>Refer to Mailbox (read/write protocol) for additional details.</td>
</tr>
<tr>
<td>COMMAND</td>
<td>RW</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DLEN</td>
<td>RW</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MBOX_DATAIN</td>
<td>WO</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MBOX_DATAOUT</td>
<td>RO</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EXECUTE</td>
<td>RW</td>
<td></td>
<td></td>
</tr>
<tr>
<td>STATUS</td>
<td>RO</td>
<td></td>
<td></td>
</tr>
<tr>
<td>HW_ERROR_FATAL</td>
<td>RO</td>
<td></td>
<td></td>
</tr>
<tr>
<td>HW_ERROR_NON_FATAL</td>
<td>RO</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FW_ERROR_FATAL</td>
<td>RO</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FW_ERROR_NONFATAL</td>
<td>RO</td>
<td></td>
<td></td>
</tr>
<tr>
<td>HW_ERROR_INFO_ENCODING</td>
<td>RO</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FW_ERROR_INFO_ENCODING</td>
<td>RO</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Table 8: SoC Registers*
Fuse Requirements

- Fuse registers are programmable whenever IP goes through reset (after cptra_rst_b asserts & de-asserts) and before the fuse registers are locked from writes
- Some Fuse registers also carry additional attributes such as write-once. To rewrite such a fuse register, IP needs to go through power cycling (pwrgood assert & deassert)

To ensure that the security claims of a Caliptra RTM are achieved, specific Fuse capabilities must be supported:

- Fuses that hold Caliptra RTM secrets shall not be readable by any mutable code in the SOC
- If JTAG is enabled pre or post SoC reset, a Calpitra RTM’s dedicated Fuses shall not be accessible (shall not be readable, shall not be writable) by a Caliptra RTM or other SoC IP. This restriction shall be applicable to a Caliptra RTM’s Fuse shadow registers as well (refer to Physical Attack Countermeasures).
- SoC should ensure that the integrity of each fuse is maintained through the life of the part. The integrity of the fuses can be maintained by fuse redundancy, ECC or other means determined sufficient by the SoC.

Note: In addition to the Fuse bits described below, Fuse bits necessary to support ownership principles as described in [Reference 10] shall be supported.

The following table describes a Calpitra RTM’s Fuse map:

<table>
<thead>
<tr>
<th>Name</th>
<th>Size (bits)</th>
<th>ACL</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>UDS Seed (Obfuscated)</td>
<td>384</td>
<td>ROM</td>
<td>DICE Unique Device Secret Seed. This seed is unique per device. The seed is scrambled using an obfuscation function.</td>
</tr>
<tr>
<td>Field Entropy (Obfuscated)</td>
<td>1024</td>
<td>ROM</td>
<td>Array of 4 32-byte seeds, field-programmable by the owner, used to hedge against UDS disclosure in the supply chain.</td>
</tr>
<tr>
<td>KEY MANIFEST PK HASH 0</td>
<td>384</td>
<td>ROM FMC RUNTIME</td>
<td>SHA-384 hash of Key Manifest Signing ECC P-384  Public Key</td>
</tr>
<tr>
<td>Table 9: Caliptra RTM Fuse Map</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-----------------------------</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>KEY MANIFEST PK HASH 1</strong></td>
<td>384</td>
<td>ROM FMC RUNTIME</td>
<td>SHA-384 hash of Key Manifest Signing ECC P-384 Public Key</td>
</tr>
<tr>
<td><strong>KEY MANIFEST PK HASH 2</strong></td>
<td>384</td>
<td>ROM FMC RUNTIME</td>
<td>SHA-384 hash of Key Manifest Signing ECC P-384 Public Key</td>
</tr>
<tr>
<td><strong>KEY MANIFEST PK HASH 3</strong></td>
<td>384</td>
<td>ROM FMC RUNTIME</td>
<td>SHA-384 hash of Key Manifest Signing ECC P-384 Public Key</td>
</tr>
<tr>
<td><strong>KEY MANIFEST PK HASH MASK</strong></td>
<td>4</td>
<td>ROM FMC RUNTIME</td>
<td>One-hot encoded list of revoked Key Manifest PK Hash</td>
</tr>
<tr>
<td><strong>KEY MANIFEST SVN</strong></td>
<td>32</td>
<td>ROM FMC RUNTIME</td>
<td>Key Manifest security version number.</td>
</tr>
<tr>
<td><strong>BOOT LOADER SVN</strong></td>
<td>32</td>
<td>ROM FMC RUNTIME</td>
<td>Boot Loader security version number.</td>
</tr>
<tr>
<td><strong>RUNTIME SVN</strong></td>
<td>128</td>
<td>ROM FMC RUNTIME</td>
<td>Runtime Firmware security version number.</td>
</tr>
<tr>
<td><strong>ANTI-ROLLBACK DISABLE</strong></td>
<td>1</td>
<td>ROM FMC RUNTIME</td>
<td>Disables Anti-rollback support from Caliptra.</td>
</tr>
<tr>
<td><strong>IDEVID CERT CHAIN</strong></td>
<td>32768</td>
<td>ROM FMC RUNTIME</td>
<td>4 KB of fuse storage for Manufacturer IEEE IDEVID Certificate chain</td>
</tr>
</tbody>
</table>
Fuse Programming

All Fuse based cryptographic keying material and seeds (e.g. UDS Seed) shall be generated (on-chip or off-chip) per requirements described in [Reference 11].

Fuse Zeroing

When a cryptographic key (or their hashes) are retired/revoked, then its associated Fuse storage shall be zeroed. Since by default, unprogrammed Fuse bits are read as ‘0b’, zeroed in this context requires that all zero Fuse bits in a field be programmed to ‘1b’; Fuse bits already programmed to ‘1b’ must never be attempted to be programmed to ‘1b’. Zeroing a Fuse field is summarized as:

1. Update the associated revoked bit implemented in Fuse
2. Read the current Fuse field that requires zeroization
3. XOR the read field with a value of all 1s that is equivalent in length to the read field
4. Program the Fuse field with the XORed value
Error Reporting and Handling [0.8 release]

This section describes Caliptra error reporting and handling.

<table>
<thead>
<tr>
<th>Condition</th>
<th>When occurs</th>
<th>Remediation</th>
</tr>
</thead>
<tbody>
<tr>
<td>SoC FMC verification failure due to invalid digital signature invalid, invalid anti-rollback value)</td>
<td>During boot as described in &lt;Active Profile, Passive Profile, Secure Boot Flow&gt;</td>
<td></td>
</tr>
<tr>
<td>Caliptra FMC invalid</td>
<td>During boot as described in &lt;Active Profile, Passive Profile, Secure Boot Flow&gt;</td>
<td></td>
</tr>
<tr>
<td>Caliptra runtime FW invalid</td>
<td>During boot as described in &lt;Active Profile, Passive Profile, Secure Boot Flow&gt;</td>
<td></td>
</tr>
<tr>
<td>Fuse programming errors</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Table 10: Errors and remedies*
## Appendix A - Checklist for IC approval of this Specification (to be completed by contributor(s) of this Spec)

Complete all the checklist items in the table with links to the section where it is described in this spec or an external document.

<table>
<thead>
<tr>
<th>Item</th>
<th>Status or Details</th>
<th>Link to detailed explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Is this contribution entered into the OCP Contribution Portal?</td>
<td>Yes – <a href="#">contribution in the portal</a></td>
<td>N/A</td>
</tr>
<tr>
<td>Was it approved in the OCP Contribution Portal?</td>
<td>Yes</td>
<td>N/A</td>
</tr>
<tr>
<td>Is there a Supplier(s) that is building a product based on this Spec? (Supplier must be an OCP Solution Provider)</td>
<td>Yes</td>
<td>AMD</td>
</tr>
<tr>
<td>Will Supplier(s) have the product available for GENERAL AVAILABILITY within 120 days?</td>
<td>No</td>
<td><a href="#">Silicon design, tapeout, and integration timelines exceed 120 days</a> Please have each Supplier fill out Appendix B.</td>
</tr>
</tbody>
</table>
Appendix B - AMD - OCP Supplier Information and Hardware Product Recognition Checklist

(to be provided by each supplier seeking OCP recognition for a Hardware Product based on this specification)

Company: AMD
Contact Info: piotr.kwidzinski@amd.com

The product intercepts is beyond 180 days in the future and details of the products are still kept confidential by AMD until closer to release.

At this point the AMD products are not seeking any certification or recognition. It’s too early.
Appendix C - Contribution Process FAQs (unchanged from template)

As a contributor to a hardware specification, here are some questions that often come up.

Q1. What type of hardware specification am I contributing to OCP? Is it any of the below?
   a. base specification for a de-facto standard (new standard with no hardware product on the horizon)
   b. base specification for an intended physical <hardware product type> (product may be coming but within the next 1-2 years)
   c. modification of an existing specification (state which existing spec is being modified)
      i. either a complete revision update or
      ii. a minor version update
   d. design spec (based on an existing base specification) with more refined design details (product coming in 12-15months)
   e. a detailed specification for a <hardware product type> for a very specific product being available in 3-6months of approval of this Spec
   f. If none of the above, please contact OCP Staff for better direction.

Q2. How do I know if what I am contributing will be accepted by OCP?
   a. Before contributing any specifications, please contact either OCP Staff (Archna Haylock or Michael Schill) or the Project Lead for the Project that best represents your contribution. For example, if you are contributing a Server Specification, please contact one of the Server Project Leads. You can see all the Projects here.
   b. They will help you with your contribution and help you navigate the process.

Q3. What is the contribution process for my hardware spec?
   a. Follow the flow for your spec type here.
   b. This flow is subject to change so please check with the OCP Staff for more information or any questions.

Q4. What if my spec is not developed yet and I want to collaborate with other companies?
   a. Please contact either OCP Staff (Archna Haylock or Michael Schill) or the Project Lead for the Project that best represents your contribution.
   b. They will help you find other collaborators and help you with the contribution process for a multi-party contribution.

Q5. I have a question on the Contribution License Agreement.
   a. Please contact OCP Staff and we can help you with questions.

Q6. Do I need to have a product in order to contribute a spec?
   a. Please see Q1. Some types of specs do not require an immediate product. Some do. Please work with the OCP Staff on better direction on your specification type.